AmP Multi-device SPI Flash Sharing Application Note 027

Introduction

This application note details advanced methodologies for sharing a SPI flash memory among multiple devices, specifically AmP devices with either an FPGA/SoC or other AmP devices.

Scope

Provides guidelines for implementing seamless integration, ensuring optimal performance and reliability. This application note describes how to prepare the SPI flash image for FPGA / SoC or AmP device sharing and the connections and additional components needed for multiple AmP devices.

Key Features

- Multi-Device Compatibility: Supports concurrent access for AmP devices, FPGA/SoC, and other AmP devices.
- Optimized Communication Protocols: Ensures efficient data transfer and minimizes latency.
- Space Savings: Eliminates the need for dedicated flash devices, reducing both cost and board space.
- Memory Requirements: Requires a sufficiently large flash memory to accommodate multiple images.
- Additional Components: For multiple AmP devices, an additional Schottky diode per AmP device is necessary to ensure proper operation.

1

SPI / Configuration Pin Function and Description

Pin	Description
GPIO14DONE	GPIO14 shared with DONE output DONE: Driven high when configuration is complete GPIO14: Connect to any internal signal for monitoring / driving
GPIO15MODE	 GPIO15 shared with MODE function Before configuration : Mode function After configuration: GPIO15 Mode function: Host ROM or Flash mode: Connect high through 47kΩ resistor Client AmPLink or external controller: Connect low through 47kΩ resistor Do not leave floating. GPIO15: Connect to any internal signal for monitoring / driving
SCK	SPI clock output when AmP is Host, input clock when AmP is Client
SS	SPI chip select output when AmP is Host, input when AmP is Client
SI	SPI serial input, receives SPI data
SO	SPI serial output, transmits SPI data
CFG	Active high: configuration restart AmP is held in reset while signal is high Reconfiguration is triggered on a negative edge

AmP Device Configuration From Flash

An AmP device, when configured as an SPI master, expects to find its image at address 0x0000 in the SPI flash. It first sends the SPI "read array from address 0x0000" command: "03 00 00 00" on MISO and expects to read a header "AD BA DA 55" on MOSI. If the AmP does not read the expected header it will try again from address 0x0000. It will repeat this re-try ~6000 times before stopping and expecting a configuration restart via a CFG pin negative edge.

When it does read the expected header, the AmP device starts again with a SPI "read array from address 0x0004" command "03 00 00 04" and will then read its image on the MOSI in one continuous read transaction.



The final bytes in the image are the checksum command "EC xx yy 00" to the AmP device. When these bytes are read, the AmP device performs a check of the supplied checksum "xx yy" versus that calculated while reading its image. If the checksums match the AmP releases the SPI bus and configures itself. If not matched, the AmP device does not configure and waits for another configuration cycle to be started via a CFG pin negative edge.



AmP and FPGA Sharing Flash

In the case of sharing a SPI flash with an FPGA / SoC, the AmP device image must be located at the address 0x0000 of the flash memory. The AmP image ends at address 0x73BF. The FPGA image should be located after this address and the FPGA must have the ability to search for its configuration header in flash memory.

Offset(h)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	OF
00000000	AD	BA	DA	55	11	28	17	08	00	01	02	00	00	00	20	00
00000010	00	00	00	00	00	00	00	00	00	00	00	00	00	00	10	00
00000020	00	00	00	00	00	00	00	00	00	00	00	00	00	00	10	00
00000030	24	04	00	04	00	00	00	00	02	40	00	00	00	00	00	00
00007370	00	00	00	00	00	00	00	FE	00	00	00	00	00	00	00	FE
00007380	00	00	00	00	00	00	00	FE	00	00	00	00	00	00	00	FE
00007390	00	00	00	00	00	00	00	FE	00	00	00	00	00	00	00	FE
000073A0	00	00	00	00	00	00	00	FE	EC	FE	6A	00	1B	00	00	00
000073B0	D7	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

The AmP device image binary can be downloaded from the WebAmP tool following a successful compile in the Compile tab.

AnDAPT TM DB2_Abuck_SIM2+ A	mP8DB6QF65 - 🕑 Desi	gn 📀 Compile 🎝	e ^e AmPLink			Help -	🖹 🌻 🛍 🏝	
Compile Recompile Floor Planner Watch	Constraint Download	Log	[]]	Downloadable Files			/ 0	
Tools	Result	Log File		Project Configuration	View	Download		
Logic Synthesis	Success	View Log		Top Verilog	View	Download	Upload	
Placement & Route	Success	View Log		Parameters	View	Download	Upload	
Bit Generation	Success	View Log		Blif Netlist	View	Download		
				Impl Netlist	View	Download	Upload	AmP device image
Compile Log INCLUDE COMPONENT(S)			*	Synthesis Script	View	Download	Upload	hinany can be obtained
C150 Component1			- 11	Pin Constraint	View	Download	Upload	binary can be obtained
RUNNING STATUS: Synthesis succeeded			- 51	Bit Stream Hex (Flash program) CheckSum = 0x38c8	View	Download	CheckSum Download	from WebAmP compile
vpr succeeded Bitetraam succeeded				Bit Stream Hax (AmP Platform configuration)	View	Download		
ERROR MESSAGE:				Bit Stream Binary	(Download		
SYNTHESIS: TRANSLATE:				Bill of Materials	View	Download		
PLACER ROUTER: GENNETLIST:								
BITGEN:								
REPORT MESSAGE:			10					

Placement of images can be achieved in the tool used to prepare the FPGA configuration file. An example of the Xilinx Vivado tool is shown below, others will be similar.

The AmP device image is placed at location 0x0000 in Flash memory by assigning it as data. The FPGA image is then placed at address 0x73C0 or higher.

Write Memory Configuration File	×	
Create a configuration file to program the device		
Eormat: MCS Memory Part: @s25811285xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	· · · ·	FPGA image is placed in Flash memory after the AmP image
Start address: 000073D0 Direction: up V Bittie: Documents/FPGAs/Arty-S7-50-GPIO-hwx.pr/hw/hwx.uns/impl_1/GPIO_demo.bit U ··· +		AmP image is treated as data at 0x0000 in Flash memory configuration file
Start address: 00000000 Direction: up V Datafile: C/Users/d_mc./Documents/FPGAs/DB2_Abuck_SIM2_haxToBin.bit		
Write checksum Disable bit swapping Ø Ogenwrite Command: fgmem -format mcs-size 16 -interface SPix4 -loadbit (up 0x000073D0 °C/Users/d_mc_/Documents/FPGAs/Arty-S7-50-GPIO-hw.xpr/hw/hw.runs/impl_1/GPIO_demo.bit*) -loaddatu	a (up 0x00000C	
С	Cancel	

Once the AmP device has configured itself and established the required FPGA power rails, a PGood output from the AmP device can be used to release the FPGA from reset and allow it to be configured from flash memory. The pin used to hold the FPGA or SoC in reset is device dependent but two examples are INIT_b for Xilinx 7-series FPGAs or PS_POR_b for Zynq-7000 SoC devices. When configuration starts, the FPGA will search for its header in the SPI flash starting from address 0x0000. It will skip the AmP image until it finds its expected header and will load its image from the header location onwards.



Multiple AmP Devices Sharing Flash

Multiple AmP devices can share the same SPI flash memory with some additional components & manipulation of the bitstream file to make the configuration for all AmP devices appear as one continuous read from the SPI flash device.

The connection diagram is as follows:



The first AmP device requires a Schottky diode to SS to prevent it driving CS high but still allow it to pull CS low. The CS line requires an additional 1nF capacitor to slow its rise during handover from one AmP device to the next. The 2nd and subsequent AMP devices do not need to connect to the CS os MOSI lines .

Each AmP device, other than the last in the chain, requires an internal soft component, C426, which controls two GPIOs; one to hold & delay the CFG of the next AmP device and the other to hold CS. Only the 1st AMP device requires the connection to CS.



C426 component in webAMP

The required concatenation & manipulation of the bitstream file can be done in the AmpLink programming tool. This final bitstream contains the image for each AMP device suitably separated to make the flash read appear as one continuous transaction. See next section for details of this tool.

AmpLink tool Flash Sharing

The AmpLink tool has a section for compiling flash sharing images. This allows selected AMP .hex images to be concatenated into a single flash image. The AMP images should be the intex.hex versions downloaded from the webAMP. Individual images should be added in the order that the AMP chips will be configured. Saving and SPI programming of the concatenated image can also be performed from this section.

AmplLink Flash Sha	are tab				
A MPLink_Control_Interna		_			
Program SPI I2C AMP #1 [AMP #2 [AMP #3 [AMP #4 [Save File [PMBus AmPScope Hash Share	About	Macronix MX25F	R8035F V	GPIO In Out Signal Value O AMP_CTRL 0 O AMP_ALERT 1 O FLASH_WP 0 O FLASH_RST 1 O AMP_EN 1 O AMP_EN 1 O C AMP_Config 0 Get Status
Transaction Log					
# Time Stamp	Protocol Feature	Direction Speed	Num bytes Data		
	Protocol Foature		itan bytes		
Disconnect USB					Clear Log Save Log
		Status: OK	Board1 (IT8NZ6CE)		

Load & program of the saved concatenated image can also be performed in the normal 'SPI' tab of AmpLink tool. The concatenated image is formatted as intex.hex and is compatible with most third party flash programmers.

Select first AMP image.

🛕 An	nPLink_Control_Inte	ernal								— C	x c
J	Program SPI 12	C PMBus	AmPScope	Flash Share	About					DAP	T™
	AMP #1 AMP #2 AMP #3 AMP #4 Save File	C:\Users\And	lapt\AmPLink	FlashShare\LED	Blink_C426_inte	il.hex		Macronix MX25R8035F V Use Loaded File Program & Verify	GPIO In Out O AI O FI O FI O AI	Signal MP_CTRL MP_ALERT .ASH_WP .ASH_RST MP_EN MP_Config Get	Value 0 0 0 1 0 0 2 1 0 2 Status
т	ransaction Log										
#	Time Stamp Time Stamp		Protocol Protocol	Feature Feature	Direction Direction	Speed Speed	Num bytes Num bytes	Data Data			
	Disconnect USB								Clear Lo	ng Sa	ve Log
						Status: OK	Board1 (IT8NZ6	GCE)			

Select second AMP image (Up to 4x AMP images can be added)

AmPLink_Control_Internal					– 🗆 X
Program SPI I2C PMBu AMP #1 C:\Users\	as AmPScope Flash Share Andapt/AmPLink_FlashShare\LED	About Blink_C426_intel.hex Shift 2Hz 3 intel.hex		Macronix MX25R8035F	GPIO In Out Signal Value
AMP #3 AMP #4 Save File Load F	ile			Use Loaded File Program & Verify	 O FLASH_WP O FLASH_RST O AMP_EN AMP_Config Get Status
Transaction Log # Time Stamp # Time Stamp	Protocol Feature Protocol Feature	Direction Speed Direction Speed	Num bytes Num bytes	Data Data	
Disconnect USB	PT Inc	Status: OK	Board1 (IT8NZ6C		Clear Log Save Log

Program the concatenated flash image to a connected SPI flash device

A AmPLink_Control_Internal	- 🗆 X
Program SPI I2C PMBus AmPScope Flash Share About	<u>AnDAPT</u> ™
AMP #1 C:\Users\Andapt\AmPLink_FlashShare\LED_Blink_C426_intel.hex Macronix MX25R8035F AMP #2 C:\Users\Andapt\AmPLink_FlashShare\LED_Shift_2Hz_3_intel.hex Macronix MX25R8035F AMP #2 C:\Users\Andapt\AmPLink_FlashShare\LED_Shift_2Hz_3_intel.hex Macronix MX25R8035F AMP #3	GPIO In Out Signal Value O AMP_CTRL O O AMP_ALERT O O FLASH_WP O O FLASH_RST 1 O AMP_EN 1 O AMP_EN 1 O AMP_Config 1 O Get Status
Transaction Log # Time Stamp Protocol Feature Direction Speed Num bytes Data # Time Stamp Protocol Feature Direction Speed Num bytes Data 1 21/08/2024 13:48:29 SPI Flash W Out 10 MHz 59255 Writing complete 2 21/08/2024 13:48:29 SPI Flash R in 10 MHz 10 48576 Data verified successfully	
Disconnect USB Status: OK Board1 ((T8NZ6CE)	Clear Log Save Log

A AmPLink_Control_Internal			– 🗆 X
Program SPI I2C PMBus AmPScope	Flash Share About		
AMP #1 C:\Users\Andapt\AmPLink_F AMP #2 C:\Users\Andapt\AmPLink_F AMP #3	FlashShare\LED_Blink_C426_intel.hex FlashShare\LED_Shift_2Hz_3_intel.hex	Macronix MX25R8035F	GPIO In Out Signal Value O AMP_CTRL 0 AMP_ALERT 0 O FLASH_WP 0 O FLASH_RST 1 O AMP_EN 1 AMP_Config 1 Get Status
Transaction Log	Testure Direction Speed	Num hutana 🛛 Data	
# Time Stamp Protocol # Time Stamp Protocol 1 21/08/2024 13:48:28 SPI 2 21/08/2024 13:48:29 SPI F	ieature Direction Speed iiash W Out 10 MHz iiash R In 10 MHz	Num bytes Data Sy255 Writing complete 1048576 Data verified successfully	
Disconnect USB	Status: OK	Board1 (IT8NZ6CE)	Clear Log Save Log
Copyright © 2024 AnDAPT Inc.	10	CONFIDENTIAL	07/23/2024

Save the concatenated flash image for programming later to more flash devices

For later programming of other flash devices: Load the flash image saved previously

🛕 AmPLin	k_Control_Intern	al								-	\Box \times
Progra	m SPI I2C AMP #1 AMP #2 AMP #3 AMP #4 Save File	PMBus Ar	mPScope	Rash Share	About	2K		Macronix MX25R8035F V Use Loaded File Program & Verfy		DAI O Dut Signal AMP_CTRL AMP_ALER FLASH_WF FLASH_RS AMP_EN AMP_Confli	PT [™] Value 0 ÷ 1 0 ÷ 1 ÷ 1 ÷ 0 ÷
Transa # #	ction Log Time Stamp Time Stamp	r	Protocol F	eature eature	Direction Spe Direction Spe	ed ed	Num bytes Num bytes	Data Data			
Disc	connect USB								(Clear Log	Save Log
					S	tatus: OK	Board1 (IT8NZ6C)	E)			

Select "Use Loaded File" and press "Program & Verify"

AmPLink_Control_Internal					- 🗆 X
Program SPI I2C PMBus	AmPScope Flash Share A	bout			A∩DAPT [™]
AMP #1 AMP #2 AMP #3 AMP #4 Save File Load File	C:UsersWredspt/AmPLink,FlashShare	#ConcatenatedHax.has		Macronix MX25R8035F	GPIO In Out Signal Value O AMP_CTRL 0 0 AMP_ALERT 0 0 FLASH_WP 0 0 FLASH_RST 1 O AMP_EN 1 AMP_Config 1 Get Status
Transaction Log	Protocol Contum	Dimetion Court	N hud an	Dete	
# Time Stamp # Time Stamp 1 21/08/2024 13:59:18 2 21/08/2024 13:59:19	Protocol Peature SPI Flash W SPI Flash R	Direction Speed Out 10 MHz In 10 MHz	Num bytes 59255 1048576	Data Data Writing complete Data verified successfully	
Disconnect USB		Status: OK	Board1 (IT8NZ6CE	E)	Clear Log Save Log
Copyright © 2024 AnDAPT	Inc.	11	CC	ONFIDENTIAL	07/23/2024

SPI Termination

It is recommended to terminate SPI bus lines to avoid ringing due to transmission line effects. There are several methods to terminate SPI, the most effective is a series resistor termination placed close to the source device. The value of this resistor depends on both the characteristic impedance of the traces and the output impedance of the driver. A typical value is 34ohms, this value may change depending on exact layout & device output drivers but is generally not critical.



Some SOC / FPGA devices can be partly powered up through active SPI lines. If this occurs the effect can be mitigated by placing extra termination resistors on all SPI lines close to the SOC / FPGA. This will ensure that any current drawn from SPI lines will result in the voltage at the pins of the SOC / FPGA being reduced and prevent it partly powering up.



Revision History

Date	Revision
8/19/2024	Added AmPLink concatenation section
8/7/2024	Updated heading, typos
07/23/2024	Updated app note number, front page content
05/16/2024	Initial version
05/30/2024	Modified diagrams with FPGA pin names Added section on termination
07/08/2024	Added C426 component & bit manipulation description



www.AnDAPT.com

Trademarks

© 2024 AnDAPT, Inc., the AnDAPT logo, AmP, WebAmP, AmPLink, AmPScope and other designated brands included herein are trademarks of AnDAPT in the United States and other countries. All other trademarks are the property of their respective owners.