


# Artix UltraScale+ (High Power)

Mappings & Test Data



# Contents

- Xilinx Artix 7 (High Power) + family of devices SKUs
- Artix 7 (High Power)+ power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for Artix 7 (High Power)+ family FPGAs


\*Xilinx document: [https://www.xilinx.com/support/documentation/user\\_guides/ug583-ultrascale-pcb-design.pdf](https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf)

# Artix 7 (High Power) Device SKUs Covered

Supported SKUs
XC7A100T
XC7A200T

# Artix 7 (High Power)

Can be combined  
if voltage same



# Power Tree: Artix 7 (High Power)

PVIN = 12V/18V

#	Rail	Seq	Vin (V)	Vout (V)	Iout (A)
1	VCCINT	1	12	0.95/1	8.7
2	VCC_DDR	4	1.8	1.35 to 1.5	2
3	VMGTAVTT	4	12	1.2	1
4	VCCAUX	2	12	1.8	0.35
5	VCC_IO	4	12	3.3	0.2
6	VCCO	3	12	3.3	0.05


# Power Tree Mapping: Artix 7 (High Power)

PVIN = 12V

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC
1	VCCINT, VCCBRAM, MGTAVCC	1	C220	Sync Buck HC	V <sub>IN</sub>	12	0.95/1	8.7	ARD_X_AX7_B1_IC1
2	VCC_DDR	4	C710	SIM LDO	VCCAUX	1.8	1.35 to 1.5	<2	ARD_X_AX7_B1_IC1
3	VMGTAVTT	4	C200	Sync Buck	V <sub>IN</sub>	12	1.2	≤1	ARD_X_AX7_B1_IC1
4	VCCAUX, VCCADC	2	C150	Async Buck	V <sub>IN</sub>	12	1.8	<(0.35 + 2)	ARD_X_AX7_B1_IC1
6	VCC_IO	4	CLDO	Corner LDO	V <sub>IN</sub>	12	1.8 or 3.3	<0.2	ARD_X_AX7_B1_IC1
7	VCCO[0.1...]	3	CLDO	Corner LDO	V <sub>IN</sub>	12	1.2 to 3.3	≤0.05	ARD_X_AX7_B1_IC1

Estimated total area estimated = 600.77 mm<sup>2</sup>


# Power Tree Mapping








# Mapping (Thermal View)




AmP8DB6QF65  
 ARD\_X\_AX7\_B1\_IC1  
 Total Area ≈ 600.77 mm<sup>2</sup>  
 Routing Efficiency:  
 75% Optimized Density Layout



# Test Data

Artix 7 (High Power)

# Integrated Sequencer Graphic (Turn ON)





# VCCINT

## 1 V / 8.7 A

- C220 Sync Buck HC
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.33 \mu\text{H}$ , P/N Wurth 744308033
- $C = 329 \mu\text{F}$


# Efficiency & Transient



Vout = 1 V  
Transient 7.5 A – 10 A @ 10 A/ $\mu$ s  
 $V_{PP} = 39.6$  mV  
Fsw = 571 kHz  
Lout = 0.33  $\mu$ H, Cout = 329  $\mu$ F




# Ripple



No Load  
 $V_{PP} = 5.60 \text{ mV}$

$V_{out} = 1 \text{ V}$





10A Load  
 $V_{PP} = 8 \text{ mV}$

# VMGTAVTT

## 1.2 V / 1A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 4.7 \mu\text{H}$ , P/N Wurth 744311470
- $C = 1x47 \mu\text{F}$

# Efficiency & Transient



$V_{out} = 1.2\text{ V}$

Transient  $0.75\text{ A} - 1\text{ A} @ 2.5\text{ A}/\mu\text{s}$


$V_{pp} = 19.2\text{ mV}$

$F_{sw} = 571\text{ kHz}$


$L_{out} = 4.7\text{ }\mu\text{H}$ ,  $C_{out} = 1 \times 47\text{ }\mu\text{F}$



# Ripple



No Load  
 $V_{PP} = 8 \text{ mV}$



$V_{out} = 1.2 \text{ V}$



1.6 A Load  
 $V_{PP} = 8 \text{ mV}$

# VCCAUX

## 1.8 V / 0.35 A

- C150 Async Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \mu\text{H}$ , P/N Wurth 744311220
- $C = 2 \times 47 \mu\text{F}$

# Efficiency & Transient



Vout = 1.8 V


Transient 0.16A – 1.6 A @10 A/ $\mu$ s

V<sub>PP</sub> = 57.6 mV

Fsw = 571 kHz


Lout = 2.2  $\mu$ H, Cout = 2 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 11.6 \text{ mV}$

$V_{out} = 1.8 \text{ V}$



1.6A Load  
 $V_{PP} = 4.8 \text{ mV}$

**VCC<sub>IO</sub>**  
**3.3 V / 0.2 A**

- CLDO

# VCCO

# 3.3 V / 0.05 A

- CCLDO





# End of Artix UltraScale+ (Minimum Rails) Cost-optimized Portfolio Mappings & Test Data



**Thank You**