


Kintex UltraScale+ (Min Rails)

Mapping & Test Data



Contents


- Xilinx Kintex UltraScale+ (US+) family of devices SKU list (Minimum Rails) in cost-optimized portfolio
- Kintex US+ power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple (no load and full-load) for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for Kintex US+ family FPGAs

Kintex UltraScale+ Device SKUs Covered- Minimum Rails

Supported SKUs
XCKU3P
XCKU5P
XCKU9P
XCKU11P
XCKU13P
XCKU15P

Kintex UltraScale+ (Min Rails)

Can be combined
if voltage same





Power Tree Mapping: Kintex UltraScale+ (Min Rails)

PVIN = 12V


#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	AnDAPT PMIC
1	VCCINT (VCCINT, VCCINT_IO, VCCBRAM)	1	C860	1-ph DrMOS Ctrl	PVIN	12	0.85	30	ARD_X_KUP_A_IC1
2	VCCAUX (VCCAUX, VCCAUX_IO, VCCADC)	2	C200	Sync Buck	PVIN	12	1.8	2	
3	VMGTAVTT	3	C200	Sync Buck	PVIN	12	1.2	4	
4	VMGTAVCCAUX	4	C200	Sync Buck	PVIN	12	1.8	0.1	
5	VMGTAVCC	5	C200	Sync Buck	PVIN	12	0.9	4	ARD_X_KUP_A_IC2
6	VCCO_HDIO (VCCO_HDIO, VCCO_HPIO)	6	C200	Sync Buck	PVIN	12	3.3	6	
7	VCC_DDR	7	C200	Sync Buck	PVIN	12	1.2	4	
8	DDR_VTT	8	C210	VTT Terminator	VCC_DDR	1.2	0.6	2	

Estimated total area = 782.64 mm² (IC1) + 557.63 mm² (IC2) = 1340.27


Power Tree Mapping




Mapping (WebAmP View) –IC1




Mapping (Thermal View) –IC1




Mapping (WebAmP View) –IC2



Mapping (Thermal View) –IC2



AmP8DB6QF65
ARD_X_KUP_A_IC2
Total Area ≈ 557.63 mm²
Routing Efficiency:
75% Optimized Density Layout




Test Data

**Kintex UltraScale+
(Minimum Rails)**


Integrated Sequencer Graphic

ARD_X_KXU_A_IC1 (Turn ON)



Integrated Sequencer Graphic

ARD_X_KXU_A_IC2 (Turn ON)





VCCINT, VCCINT_IO, VCCCBRAM

0.85 V / 30 A

- C865 DrMOS Ctrl
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.05 \text{ } \mu\text{H}$, P/N Wurth 994-SLC7530S-500MLC
- $C = 10 \times 47 \text{ } \mu\text{F} + 2 \times 220 \text{ } \mu\text{F}$

Efficiency & Transient



Vout = 0.85 V


Transient 22.5A – 30A @ 100 A/μs

V_{PP} = 29.6 mV


Fsw = 1 MHz

Lout = 0.05 μH, Cout = 10x47 μF + 2x220 uF

Ripple



No Load
 $V_{PP} = 4.4 \text{ mV}$





$V_{out} = 0.85 \text{ V}$

30 A Load
 $V_{PP} = 5.6 \text{ mV}$

VCCAUX, VCCAUX_IO, VCCADC 1.8 V / 2 A


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1.1 \text{ } \mu\text{H}$, P/N Wurth 744314110
- $C = 3 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient




Vout = 1.8 V
Transient 0.3 A – 3A @ 10 A/ μ s
 V_{PP} = 31.2 mV
Fsw = 571 kHz
Lout = 1 μ H, Cout = 4 x 47 μ F

Ripple



No Load
 $V_{PP} = 4.4 \text{ mV}$

$V_{out} = 1.8 \text{ V}$





3 A Load
 $V_{PP} = 6.4 \text{ mV}$

VMGTAVTT

1.2 V / 4 A


- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \text{ } \mu\text{H}$, P/N Wurth 744383560056
- $C = 7 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient




Vout = 1.2 V
Transient 0.8 A – 4 A @ 10 A/μs
 $V_{PP} = 46.4$ mV
Fsw = 1 MHz
Lout = 0.56 μH, Cout = 7 x 47 μF

Ripple



No Load
 $V_{PP} = 6\text{ mV}$



$V_{out} = 1.2\text{ V}$



0.035 A Load
 $V_{PP} = 6.4\text{ mV}$

VMGTAVCCAUX

1.8 V / 0.1 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \text{ } \mu\text{H}$, P/N Wurth 74438357100
- $C = 1 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



Vout = 1.8 V


Transient 0.12 A – 0.4 A @ 2.5 A/μs

V_{pp} = 34.4 mV


Fsw = 571 kHz

Lout = 10 μH, Cout = 1 x 47 μF

Ripple



No Load
 $V_{PP} = 6.4 \text{ mV}$



$V_{out} = 1.8 \text{ V}$



0.4 A Load
 $V_{PP} = 7.2 \text{ mV}$

VMGTAVCC

0.9 V / 4 A

- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \text{ } \mu\text{H}$, P/N Wurth 744393440056
- $C = 9 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 0.9V$


Transient 4.5 A – 6 A @ 10 A/ μ s

$V_{pp} = 23.6 \text{ mV}$


$F_{sw} = 1 \text{ MHz}$

$L_{out} = 0.56 \mu\text{H}$, $C_{out} = 9 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 7.6 \text{ mV}$



$V_{out} = 0.9 \text{ V}$



4.2 A Load
 $V_{PP} = 8.80 \text{ mV}$

VCCO_HDIO, VCCO_HPIO

3.3 V / 6 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1.1 \text{ } \mu\text{H}$, P/N Wurth 744314110
- $C = 3 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 3.3 \text{ V}$


Transient 0.6 A – 6 A @ 10 A/ μ s

$V_{pp} = 252 \text{ mV}$

$F_{sw} = 571 \text{ kHz}$


$L_{out} = 1 \mu\text{H}$, $C_{out} = 4 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 10 \text{ mV}$

$V_{out} = 1.8 \text{ V}$





3 A Load
 $V_{PP} = 12 \text{ mV}$

VCC_DDR

1.2 V / 4 A


- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$, P/N Wurth 744383560056
- $C = 7 \times 47 \mu\text{F}$

Efficiency & Transient




Vout = 1.2 V
Transient 0.8 A – 4 A @ 10 A/ μ s
 V_{PP} = 46.4 mV
Fsw = 1 MHz
Lout = 0.56 μ H, Cout = 7 x 47 μ F

Ripple



No Load
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$



0.035 A Load
 $V_{PP} = 6.4 \text{ mV}$

DDR_VTT

$0.6 \bar{V} / 2 A$

- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 1 \mu\text{H}$, P/N Wurth 74438366010
- $C = 8x47 \mu\text{F}$

Efficiency & Transient



Vout = 0.6 V


Transient 1.125A – 1.5 A @ 2.5 A/μs

V_{PP} = 22 mV


Fsw = 1 MHz

Lout = 1 μH, Cout = 8 x 47 μF

Ripple



No Load
 $V_{PP} = 2.8 \text{ mV}$



$V_{out} = 0.6 \text{ V}$

4 A Load
 $V_{PP} = 2 \text{ mV}$



Thank You