


# Kintex UltraScale

## Mapping & Test Data



# Contents


- Xilinx Kintex UltraScale + family of devices SKUs
- Kintex UltraScale + power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple (no load and full-load) for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Kintex UltraScale + family FPGAs

# Kintex UltraScale Device SKUs Covered- Minimum Rails

Supported SKUs
XCKU025
XCKU035
XCKU040
XCKU060
XCKU085
XCKU095
XCKU115

# Kintex UltraScale

Can be combined  
if voltage same



# Power Tree: Kintex UltraScale

PVIN = 12V/1.2V

#	Rail	Seq	Vin (V)	Vout (V)	Iout (A)
1	VCCINT	1	12	0.95	30
2	VCCAUX	3	12	1.8	4
3	VMGTAVCC	1	12	1	2
4	VMGTAVTT	2	12	1.2	4
5	VCCO_1P2V	4	1.2	1.2	2
6	DDR_VPP	5	12	1.2	2
7	DDR4_VPP	6	12	2.5	0.25
8	UTIL_3P3V	7	12	3.3	1
9	UTIL_5V	8	12	5	1

# Power Tree Mapping: Kintex UltraScale



PVIN = 12V

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC	Comment
1	VCCINT, BRAM, VCCINT_IO	1	C860	DrMOS Ctrl	PVIN	12	0.95	30	ARD_X_KXU_A_IC1	
2	VCCAUX, VCCAUXIO, MGTVCCAUX, VCCO_1P8V	3	C200	Sync Buck	PVIN	12	1.8	4	ARD_X_KXU_A_IC1	
3	MGTAVCC	1	C200	Sync Buck	PVIN	12	1	2	ARD_X_KXU_A_IC1	
4	MGTAVTT	2	C200	Sync Buck	PVIN	12	1.2	2 + 2	ARD_X_KXU_A_IC1	
5	VCCO_1P2V	4	C750	Load Switch	MGTAVTT	1.2	1.2	2	ARD_X_KXU_A_IC1	
6	DDR_VPP, DDR_VTT	5	C200	Sync Buck	PVIN	12	1.2	2	ARD_X_KXU_A_IC2	Optional
7	DDR4_VPP	6	C200	Sync Buck	PVIN	12	2.5	0.25	ARD_X_KXU_A_IC2	
8	UTIL_3P3V	7	C200	Sync Buck	PVIN	12	3.3	1	ARD_X_KXU_A_IC2	
9	UTIL_5V	8	C150	Async Buck	PVIN	12	5	1	ARD_X_KXU_A_IC2	

Estimated total area estimated\* =  $711.97 \text{ mm}^2$  (IC1) +  $451.8 \text{ mm}^2$  \* (IC2) =  $1163.77 \text{ mm}^2$


\*With 75% Layout optimization density

# Power Tree Mapping




Estimated Total Area = 1163.77 mm<sup>2</sup>

# Mapping (WebAmP View) IC1






# Mapping (Thermal View) IC1




AmP8DB6QF65  
 ARD\_X\_KXU\_A\_IC1  
 Total Area  $\approx$  711.97 mm<sup>2</sup>  
 Routing Efficiency:  
 75% Optimized Density Layout


# Mapping (WebAmP View) IC2



# Mapping (Thermal View) IC2




AmP8DB6QF65  
 ARD\_X\_KXU\_A\_IC2  
 Total Area  $\approx$  451.8 mm<sup>2</sup>  
 Routing Efficiency:  
 75% Optimized Density Layout



# Test Data


## Kintex UltraScale

# Integrated Sequencer Graphic IC1 (Turn ON)





# Integrated Sequencer Graphic IC2 (Turn ON)





# VCCINT

## 0.95 V / 30 A

- C860
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.05 \mu\text{H}$ , P/N Wurth 744304010
- $C = 10 \times 47 \mu\text{F} + 2 \times 220 \mu\text{F}$


# Efficiency & Transient




Vout = 0.85V  
Transient 22.5A – 30A @ 100 A/μs  
 $V_{pp} = 29.6$  mV  
Fsw = 1 MHz  
Lout = 0.05 μH, 10x47 uF +2 x 220 uF



# Ripple



No Load  
 $V_{PP} = 4.40 \text{ mV}$



$V_{out} = 0.85 \text{ V}$



30 A Load  
 $V_{PP} = 5.60 \text{ mV}$

# VCCAUX

## 1.8 V / 4 A


- C200 Sync Buck
- $F_{sw} = 0.571 \text{ kHz}$
- $L = 1.1 \mu\text{H}$ , P/N Wurth 744314110
- $C = 3 \times 47 \mu\text{F}$

# Efficiency & Transient




$V_{out} = 1.8 \text{ V}$   
Transient  $0.3 \text{ A} - 3 \text{ A} @ 10 \text{ A}/\mu\text{s}$   
 $V_{pp} = 98 \text{ mV}$   
 $F_{sw} = 571 \text{ kHz}$   
 $L_{out} = 1.1 \mu\text{H}$ ,  $C_{out} = 3 \times 47 \mu\text{F}$

# Ripple



No Load  
 $V_{PP} = 4.4 \text{ mV}$



$V_{out} = 1.8 \text{ V}$



3 A Load  
 $V_{PP} = 8.80 \text{ mV}$

# MGTA VCC

## 1 V / 2 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1 \mu\text{H}$ , P/N Wurth 74438366010
- $C = 4 \times 47 \mu\text{F}$


# Efficiency & Transient




Vout = 1 V  
Transient 2.25 A – 3 A @ 60 A/ $\mu$ s  
 $V_{PP} = 31.2$  mV  
Fsw = 571 kHz  
Lout = 1  $\mu$ H, Cout = 4 x 47  $\mu$ F



# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1 \text{ V}$

3 A Load  
 $V_{PP} = 5.2 \text{ mV}$



# MGTAVTT

## 1.2 V / 4 A

- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 7 \times 47 \mu\text{F}$




# Efficiency & Transient




Vout = 1.2 V  
Transient 0.8 A – 4A @10 A/ $\mu$ s  
 $V_{PP} = 46.4$  mV  
Fsw = 1 MHz  
Lout = 0.56  $\mu$ H, Cout = 7 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$

4 A Load  
 $V_{PP} = 6.40 \text{ mV}$

# VCCO\_1P2V

## 1.2 V / 2 A



- C750 Load Switch

# DDR\_VPP

## 1.2 V / 2 A


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1 \mu\text{H}$ , P/N Wurth 74438366010
- $C = 4 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 1.2 V  
Transient 2.25 A – 3 A @ 60 A/ $\mu$ s  
 $V_{PP} = 31.2$  mV  
Fsw = 571 kHz  
Lout = 1  $\mu$ H, Cout = 4 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$

3 A Load  
 $V_{PP} = 5.2 \text{ mV}$

# VCCO\_1P2V

## 1.2 V / 2 A

- C750 Load Switch



# DDR4\_VPP

## 2.5 V / 0.25 A

- C200 Synch Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 4.7 \mu\text{H}$ , P/N Wurth 74438336047
- $C = 47 \mu\text{F}$




# Efficiency & Transient




Vout = 2.5 V  
Transient 0.2 A – 1A @ 10 A/ $\mu$ s  
 $V_{PP} = 81.6$  mV  
Fsw = 571 kHz  
Lout = 4.7  $\mu$ H, Cout = 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 11.6 \text{ mV}$



$V_{out} = 2.5 \text{ V}$


1 A Load  
 $V_{PP} = 12.8 \text{ mV}$

# UTIL\_3P3V

## 3.3 V / 1 A

- C200 Synch Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \mu\text{H}$ , P/N Wurth 744314101
- $C = 1 \times 47 \mu\text{F}$

# Efficiency & Transient



$V_{out} = 3.3 \text{ V}$


Transient  $0.75 \text{ A} - 1 \text{ A} @ 2.5 \text{ A}/\mu\text{s}$

$V_{PP} = 45.6 \text{ mV}$


$F_{sw} = 571 \text{ kHz}$

$L_{out} = 10 \mu\text{H}$ ,  $C_{out} = 1 \times 47 \mu\text{F}$

# Ripple



No Load  
 $V_{PP} = 12.8 \text{ mV}$



$V_{out} = 3.3 \text{ V}$

1 A Load  
 $V_{PP} = 15.2 \text{ mV}$



# UTIL\_5V

## 5 V / 1 A

- C150 Asynch Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \mu\text{H}$ , P/N Wurth 744311220
- $C = 2 \times 47 \mu\text{F}$




# Efficiency & Transient




Vout = 3.3 V  
Transient 0.15 A – 1.5A @ 2.5 A/ $\mu$ s  
 $V_{PP} = 94$  mV  
Fsw = 571 kHz  
Lout = 2.2  $\mu$ H, Cout = 2 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 18.4 \text{ mV}$



$V_{out} = 3.3 \text{ V}$

1.5 A Load  
 $V_{PP} = 16.8 \text{ mV}$





**Thank You**