


# Virtex UltraScale+ (Minimum Rails)

Mapping & Test Data



# Contents


- Xilinx Virtex UltraScale+ family of devices SKUs (Minimum rails) in cost-optimized portfolio
- Virtex US+ power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple (no load and full-load) for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for Virtex UltraScale + family FPGAs

# Virtex UltraScale+ Device SKUs Covered- Minimum Rails

Supported SKUs
XCVU3P
XCVU5P
XCVU7P
XCVU9P
XCVU11P
XCVU13P
XCVU19P

# Virtex UltraScale+ (Minimum Rails)

Can be combined  
if voltage same



# Power Tree: Virtex UltraScale+ (Min Rails)

PVIN = 12V

#	Rail	Seq	Vout (V)	Iout (A)
1	VCCINT, VCCINT_IO, VCCBRAM	1	0.85	60
2	VCCAUX, VCCAUX_IO, VCCADC	2	1.8	3
3	VMGTAVTT	3	1.2	10
4	VMGTAVCCAUX	4	1.8	0.5
5	VMGTACCC	5	0.9	6
6	VCCO_HDIO, VCCO_HPIO	6	1.8	6
7	VCC_DDR	6	1.2	4
8	DDR_VTT, DDR_VREF	7	0.6	2

# Power Tree Mapping: Virtex UltraScale+ (Min Rails)



PVIN = 12V

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	AnDAPT Product
1	VCCINT (VCCINT, VCCINT_IO, VCCBRAM)	1	C870	2-ph DrMOS Ctrl	PVIN	12	0.85	60	ARD_X_VRX_A1_IC1
2	VCCAUX (VCCAUX, VCCAUX_IO, VCCADC)	2	C200	Sync Buck	PVIN	12	1.8	3	
3	VMGTAVTT	3	C200	Sync Buck	PVIN	12	1.2	4	
4	VMGTAVCCAUX	4	C200	Sync Buck	PVIN	12	1.8	0.5	
5	VMGTAVCC	5	C200	Sync Buck	PVIN	12	0.9	6	ARD_X_VRX_A1_IC2
6	VCCO_HDIO (VCCO_HDIO, VCCO_HPIO)	6	C200	Sync Buck	PVIN	12	1.8	3	
7	VCC_DDR	6	C200	Sync Buck	PVIN	12	1.2	4	
8	DDR_VTT (DDR_VTT, DDR_VREF)	7	C210	VTT Terminator	VCC_DDR	1.2	0.6	4	


Estimated total area estimated\* = 864.59 + 533.22 = 1397.81 mm<sup>2</sup>

\*With 75% Layout optimization density

# Power Tree Mapping




# Mapping (WebAmP View) IC1



AmP8DB6QF65  
 ARD\_X\_VRX\_A1\_IC1  
 Total Area ≈ 864.59 mm<sup>2</sup>  
 Routing Efficiency:  
 75% Optimized Density Layout




# Mapping (Thermal View) IC1





AmP8DB6QF65  
ARD\_X\_VRX\_A1\_IC1  
Total Area  $\approx$  864.59 mm<sup>2</sup>  
Routing Efficiency:  
75% Optimized Density Layout

# Mapping (WebAmP View) IC2



# Mapping (Thermal View) IC2







# Test Data

**Virtex UltraScale+ (Min  
Rails)**

# Integrated Sequencer Graphic IC1 (Turn ON)



# Integrated Sequencer Graphic IC2 (Turn ON)





# VCCINT, VCCINT\_IO, VCCBRAM

## 0.85 V / 60 A

- C870 2-ph DrMOS Ctrl
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.1 \mu\text{H}$ , P/N Wurth 7443082010
- $C = 20 \times 220 \mu\text{F}$


# Efficiency & Transient



Vout = 0.85 V  
Transient 45A – 60A @ 100 A/ $\mu$ s  
 $V_{pp}$  = 25.6 mV  
Fsw = 1 MHz  
Lout = 0.1  $\mu$ H, Cout = 20 x 220  $\mu$ F




# Ripple



No Load  
 $V_{PP} = 5.2 \text{ mV}$

$V_{out} = 0.85 \text{ V}$





60 A Load  
 $V_{PP} = 7.6 \text{ mV}$

# VCCAUX, VCCAUX\_IO, VCCADC 1.8 V / 3 A


- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 1.1 \mu\text{H}$ , P/N Wurth 744314110
- $C = 6 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 1.8 V  
Transient 0.3 A – 3 A @ 10 A/ $\mu$ s  
 $V_{pp} = 64.8$  mV  
Fsw = 1 MHz  
Lout = 1.1  $\mu$ H, Cout = 6 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 4.8 \text{ mV}$



$V_{out} = 1.8 \text{ V}$



3 A Load  
 $V_{PP} = 7.6 \text{ mV}$

# VMGTAVTT

## 1.2 V / 4 A

- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 7 \times 47 \mu\text{F}$

# Efficiency & Transient



Vout = 1.2 V


Transient 0.8 A – 4 A @ 10 A/ $\mu$ s

V<sub>PP</sub> = 46.4 mV


Fsw = 1 MHz

Lout = 0.56  $\mu$ H, Cout = 7 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$

0.035 A Load  
 $V_{PP} = 6.4 \text{ mV}$



# VMGTAVCCAUX

## 1.8 V / 0.5 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \mu\text{H}$ , P/N Wurth 74438357100
- $C = 1 \times 47 \mu\text{F}$



# Efficiency & Transient



Vout = 1.8 V


Transient 0.12 A – 0.4 A @ 2.5 A/ $\mu$ s

V<sub>PP</sub> = 34.4 mV

Fsw = 571 kHz


Lout = 10  $\mu$ H, Cout = 1 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 6.4 \text{ mV}$

$V_{out} = 1.8 \text{ V}$





0.4 A Load  
 $V_{PP} = 7.2 \text{ mV}$

# VMGTAVCC

## 0.9 V / 6 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 6 \times 47 \mu\text{F}$

# Efficiency & Transient



Vout = 0.9V


Transient 4.5 A – 6 A @ 10 A/ $\mu$ s

V<sub>PP</sub> = 32.4 mV

Fsw = 571 kHz


Lout = 0.56  $\mu$ H, Cout = 6 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 5.6 \text{ mV}$

$V_{out} = 0.9 \text{ V}$





6 A Load  
 $V_{PP} = 6.8 \text{ mV}$

# VCCO\_HDIO, VCCO\_HPIO

## 1.8 V / 3 A


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1.1 \mu\text{H}$ , P/N Wurth 744314110
- $C = 3 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 1.8 V  
Transient 0.3 A – 3A @ 10 A/ $\mu$ s  
 $V_{PP} = 31.2$  mV  
Fsw = 571 kHz  
Lout = 1  $\mu$ H, Cout = 4 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 4.4 \text{ mV}$

$V_{out} = 1.8 \text{ V}$



3 A Load  
 $V_{PP} = 6.4 \text{ mV}$





# VCC\_DDR

## 1.2 V̄ / 4 A

- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 7 \times 47 \mu\text{F}$

# Efficiency & Transient



$V_{out} = 1.2 \text{ V}$


Transient 0.8 A – 4 A @ 10 A/ $\mu$ s

$V_{pp} = 46.4 \text{ mV}$


$F_{sw} = 1 \text{ MHz}$

$L_{out} = 0.56 \mu\text{H}$ ,  $C_{out} = 7 \times 47 \mu\text{F}$

# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$



0.035 A Load  
 $V_{PP} = 6.4 \text{ mV}$

# DDR\_VTT, DDR\_VREF

## 0.6 V / 4 A


- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.33 \mu\text{H}$ , P/N Wurth 744393440033
- $C = 8 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 0.6 V  
Transient 3A – 4 A @ 10 A/ $\mu$ s  
 $V_{PP} = 20.4$  mV  
Fsw = 1 MHz  
Lout = 0.33  $\mu$ H, Cout = 8 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 5.2 \text{ mV}$



$V_{out} = 0.6 \text{ V}$

4 A Load  
 $V_{PP} = 8.4 \text{ mV}$



**Thank You**