

# Virtex UltraScale+ (Full Power Management)

Mapping & Test Data

# Contents


- Xilinx Virtex UltraScale+ (US+) family of devices SKUs (Full Power Management)
- Virtex US+ power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple (no load and full-load) for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for Virtex US+ family FPGAs

# Virtex UltraScale+ Device SKUs Covered- Full Power Management

Supported SKUs
XCVU31P
XCVU33P
XCVU35P

# Virtex UltraScale+ (Full Power Management)

Can be combined  
if voltage same



# Power Tree: Virtex UltraScale+ (Full Power Management)

PVIN = 12V

#	Rail	Seq	Vout (V)	Iout (A)	Comment
1	VCCINT	1	0.72	60	
2	VCCINT_IO, VCCBRAM	1	0.9	6	
3	VCCAUX, VCCAUX_IO, VCCADC	2	1.8	3	
4	VMGTAVTT	3	1.2	6	
5	VMGTAVCCAUX	4	1.8	0.5	
6	VMGTAVCC	5	0.9	6	
7	VCC_HBM/VCC_IO_HBM	6	1.2	15	
8	VCCAUX_HBM	7	2.5	0.6	
9	VCCO_HDIO	6	3.3	3	
10	VCCO_HPIO	7	1.8	3	
11	VCC_DDR	6	1.2	4	
12	DDR_VTT, DDR_VREF	7	0.6	4	



# Power Tree Mapping: Virtex UltraScale+ (Full Power Management)

PVIN = 12V


#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	AnDAPT PMIC
1	VCCINT	1	C870	2-ph DrMOS Ctrl	PVIN	12	0.72	60	ARD_X_VRX_A2_IC1
2	VCCBRAM (VCCINT_IO, VCCBRAM)	2	C200	Sync Buck	PVIN	12	0.9	6	
3	VCCAUX (VCCAUX, VCCAUX_IO, VCCADC)	3	C200	Sync Buck	PVIN	12	1.8	3	
4	VMGTAVTT	4	C200	Sync Buck	PVIN	12	1.2	6	
5	VMGTAVCCAUX	5	C200	Sync Buck	PVIN	12	1.8	0.5	ARD_X_VRX_A2_IC2
6	VMGTAVCC	6	C200	Sync Buck	PVIN	12	0.9	6	
7	VCC_HBM (VCC_HBM, VCC_IO_HBM)	7	C865	1-ph DrMOS Ctrl	PVIN	12	1.2	15	
8	VCCAUX_HBM	8	C200	Sync Buck	PVIN	12	2.5	0.6	
9	VCCO_HDIO	9	C200	Sync Buck	PVIN	12	3.3	3	ARD_X_VRX_A2_IC3
10	VCCO_HPIO	10	C200	Sync Buck	PVIN	12	1.8	3	
11	VCC_DDR	11	C200	Sync Buck	PVIN	12	1.2	4	
12	DDR_VTT (DDR_VTT, DDR_VREF)	12	C210	VTT Terminator	VCC_DDR	1.2	0.6	4	

Estimated total area estimated = 2034.38 mm<sup>2</sup>


# Power Tree Mapping- IC1, IC2, IC3



Estimated Total Area = 2034.38mm<sup>2</sup>




# Mapping (WebAmP View) –IC1






# Mapping (Thermal View) –IC1




AmP8DB6QF65  
ARD\_X\_VRX\_A2\_IC1  
Total Area  $\approx$  904.53 mm<sup>2</sup>  
Routing Efficiency:  
75% Optimized Density Layout

# Mapping (WebAmP View) –IC2




# Mapping (Thermal View) –IC2




AmP8DB6QF65  
ARD\_X\_VRX\_A2\_IC2  
Total Area ≈ 546.97 mm<sup>2</sup>  
Routing Efficiency:  
75% Optimized Density Layout

# Mapping (WebAmP View) –IC3




# Mapping (Thermal View) –IC3



AmP8DB6QF65  
 ARD\_X\_VRX\_A2\_IC3  
 Total Area ≈ 582.88 mm<sup>2</sup>  
 Routing Efficiency:  
 75% Optimized Density Layout







# Test Data

**Virtex UltraScale+ (Full Power Management)**

# Integrated Sequencer Graphic IC1 (Turn ON)




# Integrated Sequencer Graphic IC2 (Turn ON)





# Integrated Sequencer Graphic IC3 (Turn ON)





# VCCINT

## 0.72 V / 60 A


- C870 2-ph DrMOS Ctrl
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.1 \mu\text{H}$ , P/N Wurth 7443082010
- $C = 9400 \mu\text{F} + 960 \mu\text{F}$

# Efficiency & Transient




Vout = 0.72 V  
Transient 45A – 60A @ 100 A/ $\mu$ s  
 $V_{pp}$  = 25.6 mV  
Fsw = 1 MHz  
Lout = 0.1  $\mu$ H, Cout = 20 x 220  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 5.2 \text{ mV}$





$V_{out} = 0.72 \text{ V}$

60 A Load  
 $V_{PP} = 7.6 \text{ mV}$

# VCCBRAM (VCCINT\_IO, VCCBRAM) 0.9 V / 6 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 6 \times 47 \mu\text{F}$

# Efficiency & Transient



Vout = 0.9V


Transient 4.5 A – 6 A @ 10 A/ $\mu$ s

V<sub>PP</sub> = 32.4 mV

Fsw = 571 kHz


Lout = 0.56  $\mu$ H, Cout = 6 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 5.6 \text{ mV}$

$V_{out} = 0.9 \text{ V}$





6 A Load  
 $V_{PP} = 6.8 \text{ mV}$

# VCCAUX (VCCAUX, VCCAUX\_IO, VCCADC) 1.8 V / 3 A

- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 1.1 \mu\text{H}$ , P/N Wurth 744314110
- $C = 6 \times 47 \mu\text{F}$




# Efficiency & Transient




Vout = 1.8 V  
Transient 0.3 A – 3 A @ 10 A/ $\mu$ s  
 $V_{pp} = 64.8$  mV  
Fsw = 1 MHz  
Lout = 1.1  $\mu$ H, Cout = 6 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 4.8 \text{ mV}$



$V_{out} = 1.8 \text{ V}$



3 A Load  
 $V_{PP} = 7.6 \text{ mV}$

# VMGTAVTT

## 1.2 V / 4 A

- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 7 \times 47 \mu\text{F}$

# Efficiency & Transient



$V_{out} = 1.2 \text{ V}$


Transient 0.8 A – 4 A @ 10 A/ $\mu$ s

$V_{PP} = 46.4 \text{ mV}$


$F_{sw} = 1 \text{ MHz}$

$L_{out} = 0.56 \mu\text{H}$ ,  $C_{out} = 7 \times 47 \mu\text{F}$

# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$



0.035 A Load  
 $V_{PP} = 6.4 \text{ mV}$

# VMGTAVCCAUX

## 1.8 V / 0.5 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \mu\text{H}$ , P/N Wurth 74438357100
- $C = 1 \times 47 \mu\text{F}$


# Efficiency & Transient



Vout = 1.8 V  
Transient 0.75 A – 1 A @ 10 A/ $\mu$ s  
 $V_{PP} = 55.2$  mV  
Fsw = 571 kHz  
Lout = 4.7  $\mu$ H, Cout = 1 x 47  $\mu$ F




# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$

$V_{out} = 1.8 \text{ V}$



0.5 A Load  
 $V_{PP} = 9.2 \text{ mV}$





# VMGTAVCC

## 0.9 V / 6 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 6 \times 47 \mu\text{F}$

# Efficiency & Transient



Vout = 0.9V


Transient 4.5 A – 6 A @ 10 A/ $\mu$ s

V<sub>PP</sub> = 32.4 mV

Fsw = 571 kHz


Lout = 0.56  $\mu$ H, Cout = 6 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 5.6 \text{ mV}$

$V_{out} = 0.9 \text{ V}$





6 A Load  
 $V_{PP} = 6.8 \text{ mV}$

# VCC\_HBM (VCC\_HBM, VCC\_IO\_HBM) 1.2 V / 15 A


- C865 1-ph DrMOS Ctrl
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.1 \mu\text{H}$ , P/N Wurth 7443082010
- $C = 10 \times 47 \mu\text{F} + 4 \times 220 \mu\text{F}$

# Efficiency & Transient




Vout = 1.2 V  
Transient 3A – 15A @ 10 A/ $\mu$ s  
 $V_{pp} = 38.4$  mV  
Fsw = 1 MHz  
Lout = 0.1  $\mu$ H, Cout = (10+4) x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 4.8 \text{ mV}$

$V_{out} = 1.2 \text{ V}$



15 A Load  
 $V_{PP} = 5.2 \text{ mV}$



# VCCAUX\_HBM

## 2.5 V / 1 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 4.7 \mu\text{H}$ , P/N Wurth 74438336047
- $C = 1x47 \mu\text{F}$




# Efficiency & Transient




Vout = 2.5 V  
Transient 0.2 A – 1 A @ 10 A/ $\mu$ s  
 $V_{PP} = 81.6$  mV  
Fsw = 571 kHz  
Lout = 4.7  $\mu$ H, Cout = 1 x 47  $\mu$ F



# Ripple



No Load  
 $V_{PP} = 11.6 \text{ mV}$



$V_{out} = 2.5 \text{ V}$



1 A Load  
 $V_{PP} = 12.8 \text{ mV}$

# VCCO\_HDIO

## 3.3 V / 6 A


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1.1 \mu\text{H}$ , P/N Wurth 744314110
- $C = 3 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 3.3 V  
Transient 0.6 A – 6 A @ 10 A/ $\mu$ s  
 $V_{pp}$  = 252 mV  
Fsw = 571 kHz  
Lout = 1.1  $\mu$ H, Cout = 3 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 10 \text{ mV}$



$V_{out} = 3.3 \text{ V}$



6 A Load  
 $V_{PP} = 12 \text{ mV}$

# VCCO\_HPIO

## 1.8 V / 3 A


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1.1 \mu\text{H}$ , P/N Wurth 744314110
- $C = 3 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 1.8 V  
Transient 0.3 A – 3A @ 10 A/ $\mu$ s  
 $V_{PP}$  = 31.2 mV  
Fsw = 571 kHz  
Lout = 1  $\mu$ H, Cout = 4 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 4.4 \text{ mV}$

$V_{out} = 1.8 \text{ V}$



3 A Load  
 $V_{PP} = 6.4 \text{ mV}$





# VCC\_DDR

## 1.2 V / 4 A


- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$ , P/N Wurth 744383560056
- $C = 7 \times 47 \mu\text{F}$

# Efficiency & Transient




Vout = 1.2 V  
Transient 0.8 A – 4 A @ 10 A/ $\mu$ s  
 $V_{PP} = 46.4$  mV  
Fsw = 1 MHz  
Lout = 0.56  $\mu$ H, Cout = 7 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 6 \text{ mV}$

$V_{out} = 1.2 \text{ V}$





0.035 A Load  
 $V_{PP} = 6.4 \text{ mV}$

# DDR\_VTT (DDR\_VTT, DDR\_VREF)

## 0.6 V / 4 A


- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.33 \text{ } \mu\text{H}$ , P/N Wurth 744383560056
- $C = 8 \times 47 \text{ } \mu\text{F}$

# Efficiency & Transient




Vout = 0.6 V  
Transient 3A – 4 A @ 10 A/ $\mu$ s  
 $V_{PP} = 20.4$  mV  
Fsw = 1 MHz  
Lout = 0.33  $\mu$ H, Cout = 8 x 47  $\mu$ F

# Ripple



No Load  
 $V_{PP} = 5.2 \text{ mV}$



$V_{out} = 0.6 \text{ V}$

4 A Load  
 $V_{PP} = 8.4 \text{ mV}$





**Thank You**