


ZYNQ-7000 Cost-optimized Portfolio:



Mapping & Test Data

Contents


- Xilinx ZYNQ-7000+ family of devices SKUs in cost-optimized portfolio
- ZYNQ-7000+ power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple (no load and full-load) for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for ZYNQ-7000+ family FPGAs

ZYNQ-7000 Device SKUs Covered (Cost-optimized)

Supported SKUs
XC7Z007S
XC7Z012S
XC7Z014S
XC7Z010
XC7Z015
XC7Z020

ZYNQ-7000 (Cost-optimized)

Can be combined
if voltage same



Power Tree: ZYNQ-7000 (Cost-optimized)

PVIN = 12V/1.8V

#	Rail	Seq	Vin (V)	Vout (V)	Iout (A)
1	VCCINT	1	12	1	7
2	MGTACCC	1	12	1	5
3	VCCAUX	2	12	1.8	2.5
4	MGTAVTT	2	12	1.2	2
5	VCCO_DDR	3	1.8	1.5	0.5
6	VCCO_PL	3	12	3.3	3
7	VCCO_PS	3	12	3.3	2
7	VTTDDR	4	12	0.75	3
8	MGTVCCAUX	4	1.8	1.8	0.12

Power Tree Mapping: ZYNQ-7000 (Cost-optimized)



PVIN = 12V

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC
1	VCCINT, VCCBRM, VCCPINT	1	C220	Sync Buck HC	V _{IN}	12	1	7	ARD_X_Z70_A1_IC1
2	MGTAVCC	1	C200	Sync Buck	V _{IN}	12	1	5	ARD_X_Z70_A1_IC1
3	VCCAUX, VCCPAUX, VCCPLL	2	C200	Sync Buck	V _{IN}	12	1.8	2 + 0.5 + 0.12	ARD_X_Z70_A1_IC2
4	MGTAVTT	2	C200	Sync Buck	V _{IN}	12	1.2	2	ARD_X_Z70_A1_IC1
5	VCCO_DDR	3	C710	SIM LDO	VCCAUX	1.8	1.5	0.5	ARD_X_Z70_A1_IC2
6	VCCO_PL	3	C150	Async Buck	V _{IN}	12	3.3	3	ARD_X_Z70_A1_IC2
7	VCCO_PS	3	C150	Async Buck	V _{IN}	12	3.3	2	ARD_X_Z70_A1_IC2
8	VTTDDR	4	C200	Sync Buck	V _{IN}	12	0.75	3	ARD_X_Z70_A1_IC2
9	MGTVCCAUX, VCCADC	4	C750	Load Switch	VCCAUX	1.8	1.8	0.12	ARD_X_Z70_A1_IC2

Estimated total area estimated* = 535.84 + 634.05 = 1169.89 mm²


*With 75% Layout optimization density

Power Tree Mapping




Estimated Total Area = 1169.89 mm²

Mapping (WebAmP View) IC1




Amp8DB6QF65
 ARD_X_Z70_A1_IC1
 Total Area ≈ 535.84 mm²
 Routing Efficiency:
 75% Optimized Density Layout

Mapping (Thermal View) IC1




AmP8DB6QF65
ARD_X_Z70_A1_IC1
Total Area ≈ 535.84 mm²
Routing Efficiency:
75% Optimized Density Layout


Mapping (WebAmP View) IC2



Mapping (Thermal View) IC2




AmP8DB6QF65
ARD_X_Z70_A1_IC2
Total Area ≈ 634.05 mm²
Routing Efficiency:
75% Optimized Density Layout




Test Data

**ZYNQ-7000
(Cost-optimized)**

Integrated Sequencer Graphic IC1 (Turn ON)





Integrated Sequencer Graphic IC2 (Turn ON)



VCCINT 1 V / 7 A


- C220
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.33 \mu\text{H}$, P/N Wurth 744308033
- $C = 329 \mu\text{F}$

Efficiency & Transient




Vout = 1 V
Transient 7.5A – 10A @ 10 A/ μ s
 $V_{pp} = 39.6$ mV
Fsw = 571 kHz
Lout = 0.33 μ H, Cout = 329 μ F

Ripple



No Load
 $V_{PP} = 5.6 \text{ mV}$

$V_{out} = 1 \text{ V}$





10 A Load
 $V_{PP} = 8 \text{ mV}$

MGTA VCC

1 V / 4.2 A


- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 1.1 \mu\text{H}$, P/N Wurth 744314110
- $C = 9 \times 47 \mu\text{F}$

Efficiency & Transient




Vout = 1 V
Transient 3.15 A – 4.2 A @ 100 A/ μ s
 $V_{pp} = 23.6$ mV
Fsw = 1 MHz
Lout = 1.1 μ H, Cout = 8 x 47 μ F

Ripple



No Load
 $V_{PP} = 7.6 \text{ mV}$



$V_{out} = 1 \text{ V}$



4.2 A Load
 $V_{PP} = 8.80 \text{ mV}$

VCCAUX

1.8 V / 3 A


- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 1.1 \mu\text{H}$, P/N Wurth 744314110
- $C = 3 \times 47 \mu\text{F}$

Efficiency & Transient




$V_{out} = 1.8 \text{ V}$
Transient $0.3 \text{ A} - 3 \text{ A} @ 10 \text{ A}/\mu\text{s}$
 $V_{PP} = 98 \text{ mV}$
 $F_{sw} = 1 \text{ MHz}$
 $L_{out} = 1.1 \mu\text{H}$, $C_{out} = 3 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 4.4 \text{ mV}$

$V_{out} = 1.8 \text{ V}$





3 A Load
 $V_{PP} = 6.4 \text{ mV}$

MGTAVTT

1.2 V / 2 A


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1 \mu\text{H}$, P/N Wurth 74438366010
- $C = 4 \times 47 \mu\text{F}$

Efficiency & Transient




Vout = 1.2 V
Transient 2.25 A – 3 A @ 60 A/ μ s
 $V_{PP} = 31.2$ mV
Fsw = 571 kHz
Lout = 1 μ H, Cout = 4 x 47 μ F

Ripple



No Load
 $V_{PP} = 6 \text{ mV}$



$V_{out} = 1.2 \text{ V}$


3 A Load
 $V_{PP} = 5.2 \text{ mV}$

VCCO_DDR


1.5 V / 0.5 A

- C710 LDO

Transient



Internal



External

$V_{out} = 1.5 \text{ V}$


Transient 0.25 A to 0.5 A

$V_{PP} = 17.2 \text{ mV}$


$C_{out} = 22\mu\text{F}$

AnDAPT Confidential

Ripple



No Load



$C_{out} = 22\mu F$



0.5 A Load

VCCO_PL

3.3 V / 3 A

- C150 Async Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \mu\text{H}$, P/N Wurth 744311220
- $C = 2 \times 47 \mu\text{F}$

Efficiency & Transient



Vout = 3.3 V


Transient 0.15 A – 1.5A @ 2.5 A/ μ s

V_{PP} = 94 mV


Fsw = 571 kHz

Lout = 2.2 μ H, Cout = 2 x 47 μ F

Ripple



No Load
 $V_{PP} = 18.4 \text{ mV}$



$V_{out} = 3.3 \text{ V}$



1.5 A Load
 $V_{PP} = 16.8 \text{ mV}$

VCCO_PS

3.3 V / 2 A

- C150 Asynch Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \mu\text{H}$, P/N Wurth 744311220
- $C = 2 \times 47 \mu\text{F}$

Efficiency & Transient



Vout = 3.3 V


Transient 0.15 A – 1.5A @ 2.5 A/ μ s

$V_{PP} = 94$ mV


Fsw = 571 kHz

Lout = 2.2 μ H, Cout = 2 x 47 μ F

Ripple



No Load
 $V_{PP} = 18.4 \text{ mV}$



$V_{out} = 3.3 \text{ V}$



1.5 A Load
 $V_{PP} = 16.8 \text{ mV}$

VTDDR

0.75 V / 3 A

- C200 Synch Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \mu\text{H}$, P/N Wurth 744393440056
- $C = 9 \times 47 \mu\text{F}$

Efficiency & Transient



Vout = 0.75 V


Transient 2.625 A – 3.5A @ 100 A/ μ s

V_{PP} = 20.4 mV


Fsw = 1 MHz

Lout = 0.56 μ H, Cout = 9 x 47 μ F

Ripple



No Load
 $V_{PP} = 8 \text{ mV}$



$V_{out} = 0.75 \text{ V}$

3 A Load
 $V_{PP} = 8.40 \text{ mV}$

MGTVCCAUX

1.8 V / 0.12 A

- C750 Load Switch



Thank You