


AnDAPT Power Solutions for Xilinx

Zynq 7000 (No MGT)

Mapping & Test Data



Contents

- Xilinx ZYNQ-7000(No MGT)+ family of devices SKUs in cost-optimized portfolio
- ZYNQ-7000(No MGT)+ power maps
- Bench data including efficiency, transients, ripple (no load and full-load) for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for ZYNQ-7000 (No MGT)+ family FPGAs
- Total solution area is 710.25 mm²
- Presentation contains thermal view of the IC.

Zynq 7000 (No MGT) Device SKUs Covered

Supported SKUs
XC7Z007S
XC7Z014S
XC7Z010
XC7Z020

Power Tree: ZYNQ-7000 (No MGT Devices)

PVIN = 12 V

#	Rail	Seq	Vout (V)	Iout (A)
1	VCCINT, VCCBRAM, VCCPINT	1	0.95/1	6
2	VCCAUX, VCCPAUX, VCCPLL, VCCADC	2	1.8	0.8
3	VCC_IO	3	1.8	1.5
4	VCC_DDR	4	1.35/1.5	3+2
5	DDR_VTT	5	VCC_DDR/2	2


Power Tree Mapping

PVIN = 12 V

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC
1	VCCINT, VCCBRAM, VCCPINT	1	C150	Async Buck	PVIN	12	0.95/1	6	ARD_X_Z70_A3_IC1
2	VBUS	1	C150	Async Buck	PVIN	12	2.5	0.8 + 1.5	
3	VCCAUX, VCCPAUX, VCCPLL, VCCADC	2	C710	LDO	VBUS	2.5	1.8	0.8	
4	VCC_IO	3	C710	LDO	VBUS	2.5	1.8	1.5	
5	VCC_DDR	4	C200	Sync Buck	PVIN	12	1.35/1.5	3	
6	DDR_VTT	5	C210	Terminator	VCC_DDR	1.5	0.75	2	


Estimated solution area = 710.25mm²

Proposed Solution (1xPMIC)




Estimated solution area = 710.25 mm²


Mapping (WebAmP View)



Thermal Design View



AmP8DB6QF65
ARD_X_Z70_A3_IC1
Total Area ≈ 710.25 mm²
Routing Efficiency:
75% Optimized Density Layout



Test Data



ZYNQ-7000 (No MGT)

VCCINT

0.95 V / 6 A

- C150 (Async Buck)
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.56 \mu\text{H}$, P/N Wurth 744393440056
- $C = 611 \mu\text{F}$

Efficiency & Transient



$V_{out} = 0.95 \text{ V}$


Transient 4.5A – 6A @ 100 A/ μ s

$V_{pp} = 26.8 \text{ mV}$


$F_{sw} = 571 \text{ kHz}$

$L_{out} = 0.56 \text{ }\mu\text{H}$, $C_{out} = 13 \times 47 \text{ }\mu\text{F}$

Ripple



No Load
 $V_{PP} = 5.6 \text{ mV}$



$V_{out} = 0.95 \text{ V}$


6 A Load
 $V_{PP} = 8 \text{ mV}$

VCCAUX

1.8 V / 0.8 A

- C710 (LDO)

Transient




$V_{out} = 1.8\text{ V}$


Transient 0.6A – 0.8A @ 10 A/ μ s

$V_{PP} = 40.32\text{ mV}$

Ripple



No Load
 $V_{PP} = 4.39 \text{ mV}$



0.8 A Load
 $V_{PP} = 4.79 \text{ mV}$


$V_{out} = 1.8 \text{ V}$

VCC_{IO}

1.8 V / 1.5 A

- C710 (LDO)

Transient




$V_{out} = 1.8\text{ V}$


Transient 1.125A – 1.5A @ 10 A/μs

$V_{PP} = 49.81\text{ mV}$

Ripple



No Load
 $V_{PP} = 4.39 \text{ mV}$



$V_{out} = 1.8 \text{ V}$



1.5 A Load
 $V_{PP} = 5.19 \text{ mV}$

VCC_DDR

1.2 V / 6 A

- C200 (Sync Buck)
- $F_{sw} = 571 \text{ kHz}$
- $L = 0.56 \text{ } \mu\text{H}$, P/N Wurth 744383560056
- $C = 282 \text{ } \mu\text{F}$

Efficiency & Transient



Vout = 1.2 V


Transient 4.5A – 6A @ 10 A/μs

$V_{PP} = 32.4 \text{ mV}$


Fsw = 571 kHz

Lout = 0.56 μH, Cout = 6 x 47 μF

Ripple



No Load
 $V_{PP} = 5.60 \text{ mV}$



6 A Load
 $V_{PP} = 6.80 \text{ mV}$


$V_{out} = 1.2 \text{ V}$

DDR_VTT


0.6 $\bar{V}$ / 4 A

- C210 (VTT Terminator)
- F_{sw} = 1 MHz
- L = 0.33 μ H, P/N Wurth 744393440033
- C = 8x47 μ F


Efficiency & Transient




$V_{out} = 0.6V$
Transient 3 – 4A @ 10 A/ μ s
 $V_{PP} = 22.4\text{ mV}$
 $F_{sw} = 1\text{ MHz}$
 $L = 0.33\text{ }\mu\text{H}$, $C = 8 \times 47\text{ }\mu\text{F}$



Ripple



No Load
 $V_{PP} = 5.20$
mV



$V_{out} = 0.6\text{ V}$

4 A Load
 $V_{PP} = 8.40\text{ mV}$



Thank You