


Zynq UltraScale+ (Full Power Management) Cost-optimized Portfolio

Mapping & Test Data



Contents

- Xilinx Zynq UltraScale+ (ZU+) family of devices SKUs (full-power management) in cost-optimized portfolio
- Zynq US+ power maps
- AnDAPT integrated power supply design
- Bench data including efficiency, transients, ripple for each power rail
- AnDAPT PMICs meet or exceed all power performance specs provided by Xilinx for ZU+ family FPGAs

*Xilinx document:

https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf

Zynq UltraScale+ (ZU+) Device SKUs Covered- Full Power Management

Supported SKUs
XCZU1
XCZU2
XCZU3

Zynq UltraScale+ (Full Power Management)




Image courtesy Xilinx: https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf

Power Tree: Zynq UltraScale+ (Full Power)

PVIN = 12V

#	Rail	Seq	Vout (V)	Iout (A)	Comment
1	VCC_PSINTLP	1	0.85	0.7	
2	VCC_PSAUX, VCC_PSADC	2	1.8	0.15	
3	VCC_PSPLL	3	1.2	0.035	
4	VCCO_PSIO	4	1.8-3.3	0.5	
5	VCC_PSINTFP, VCC_PSINTFP_DDR	5	0.85	1.4	
6	VCC_PSDDR_PLL	6	1.8	0.010	
7	VCCO_PSDDR, DDR_VDDQ/ VDD	7	1.1-1.5	3A	
8	VCCINT, VCCBRAM, VCCINT_IO	8	0.85/0.72	1-3.5	
9	VCCBRAM	8	0.85	1	IO for 0.85 V
10	VCCAUX, VCCAUX_IO, VCCADC	9	1.8	0.4	



Power Tree Mapping: Zynq UltraScale+ (Full Power)

PVIN = 12V

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	AnDAPT PMIC
1	VCC_PSINTLP	1	C200	Sync Buck	PVIN	12	0.85	0.7	ARD_X_ZUM_D1_IC1
2	VCC_PSAUX (VCC_PSAUX, VCC_PSADC)	2	C150	Async Buck	PVIN	12	1.8	0.5 + 0.010 + 0.035	ARD_X_ZUM_D1_IC1
3	VCC_PSPLL	3	C710	LDO	VCC_PSAUX	1.8	1.2	0.035	ARD_X_ZUM_D1_IC1
4	VCCO_PSIO	4	C150	Async Buck	PVIN	12	1.8-3.3	0.5	ARD_X_ZUM_D1_IC1
5	VCC_PSINTFP (VCC_PSINTFP, VCC_PSINTFP_DDR)	5	C200	Sync Buck	PVIN	12	0.85	1.4	ARD_X_ZUM_D1_IC1
6	VCC_PSDDR_PLL	6	C750	Load Switch	VCC_PSAUX	1.8	1.8	0.010	ARD_X_ZUM_D1_IC1
7	VCCO_PSDDR (VCCO_PSDDR, DDR_VDDQ/ VDD)	7	C200	Sync Buck	PVIN	12	1.1-1.5	3	ARD_X_ZUM_D1_IC2
8	VCCINT (VCCINT, VCCBRAM, VCCINT_IO)	8	C200	Sync Buck	PVIN	12	0.85/0.72	1-3.5	ARD_X_ZUM_D1_IC2
9	VCCBRAM	8	C200	Sync Buck	PVIN	12	0.85	1	ARD_X_ZUM_D1_IC2
10	VCCAUX (VCCAUX, VCCAUX_IO, VCCADC	9	C200	Sync Buck	PVIN	12	1.8	0.4	ARD_X_ZUM_D1_IC2

Estimated total area estimated = 514 mm²


Power Tree Mapping



Mapping (WebAmP View) –IC1

Resource Usage...


io	8 used (Capacity 24)
clb	58 used (Capacity 64)
cm	8 used (Capacity 8)
pmt	13 used (Capacity 16)
sim	8 used (Capacity 8)
atc	5 used (Capacity 6)
corner	4 used (Capacity 4)
ptg	1 used (Capacity 2)
uLogic	459 used (Capacity 512)



Mapping (Thermal View) –IC1

Resource Usage...

io	8 used (Capacity 24)
clb	58 used (Capacity 64)
cm	8 used (Capacity 8)
pmt	13 used (Capacity 16)
sim	8 used (Capacity 8)
atc	5 used (Capacity 6)
corner	4 used (Capacity 4)
ptg	1 used (Capacity 2)
uLogic	459 used (Capacity 512)




AmP8DB6QF65
ARD_X_ZUM_D1_IC1
Total Area ≈ 534.47 mm²
Routing Efficiency:
75% Optimized Density Layout

Mapping (WebAmP View) –IC2

Resource Usage...


io	6 used (Capacity 24)
clb	54 used (Capacity 64)
cm	8 used (Capacity 8)
pmt	13 used (Capacity 16)
sim	8 used (Capacity 8)
atc	5 used (Capacity 6)
corner	4 used (Capacity 4)
ptg	2 used (Capacity 2)
uLogic	429 used (Capacity 512)




Mapping (Thermal View) –IC2

Resource Usage...

io	6 used (Capacity 24)
clb	54 used (Capacity 64)
cm	8 used (Capacity 8)
pmt	13 used (Capacity 16)
sim	8 used (Capacity 8)
atc	5 used (Capacity 6)
corner	4 used (Capacity 4)
ptg	2 used (Capacity 2)
uLogic	429 used (Capacity 512)



AmP8DB6QF65
ARD_X_ZUM_D1_IC2
Total Area $\approx 579.3 \text{ mm}^2$
Routing Efficiency:
75% Optimized Density Layout




Test Data

Zynq UltraScale+ (Full Power)


Integrated Sequencer Graphic IC1 (Turn ON)

Schematic WaveForms



Integrated Sequencer Graphic IC2 (Turn ON)

Schematic WaveForms





VCC_PSINTLP

0.85 $\bar{V}$ / 0.7 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \mu\text{H}$, P/N Wurth
74438357022
- $C = 6 \times 47 \mu\text{F}$

Efficiency & Transient



$V_{out} = 0.85 \text{ V}$


Transient 0.21A – 0.7A @ 2.5

$A/\mu s \quad V_{pp} = 19.2 \text{ mV}$


$F_{sw} = 571 \text{ kHz}$

$L_{out} = 2.2 \mu H, C_{out} = 6 \times 47 \mu F$

Ripple



No Load
 $V_{PP} = 3.2 \text{ mV}$



$V_{out} = 0.85 \text{ V}$



0.7A Load
 $V_{PP} = 3.6 \text{ mV}$

VCC_PSAUX

(VCC_PSAUX, VCC_PSADC)
1.8 V / 0.5 A


- C150 Async Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \text{ } \mu\text{H}$, P/N Wurth 74437334100
- $C = 1 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient




Vout = 1.8 V
Transient 0.0 A – 0.5 A @ 2.5 A/ μ s
 $V_{pp} = 42.4$ mV
Fsw = 571 kHz
Lout = 10 μ H, Cout = 1 x 47 μ F

Ripple



No Load
 $V_{PP} = 13.6 \text{ mV}$



$V_{out} = 1.8 \text{ V}$


0.5 A Load
 $V_{PP} = 10.4 \text{ mV}$

VCC_PSPLL

1.2 V / 0.035 A

- C710 LDO

Transient




$V_{out} = 1.2 \text{ V}$


Transient 0 A – 0.035 A @ 2.5

A/ μs $V_{pp} = 5.6 \text{ mV}$

Ripple



No Load
 $V_{PP} = 4.8 \text{ mV}$



$V_{out} = 1.2 \text{ V}$



0.035 A Load
 $V_{PP} = 7.6 \text{ mV}$

VCCO_PSIO

1.8 V / 0.5 A

- C150 Async Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \text{ } \mu\text{H}$, P/N Wurth 74437334100
- $C = 1 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



Vout = 1.8 V


Transient 0 A – 0.5 A @ 2.5

A/ μ s $V_{pp} = 42.4$ mV


Fsw = 571 kHz

Lout = 10 μ H, Cout = 1 x 47 μ F

Ripple



No Load
 $V_{PP} = 13.6 \text{ mV}$



$V_{out} = 1.8 \text{ V}$



0.5 A Load
 $V_{PP} = 10.4 \text{ mV}$

VCC_PSINTFP

(VCC_PSINTFP,
0.85 V / 1.4 A
VCC_PSINTFP_DDR)


- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \mu\text{H}$, P/N Wurth
74438357022
- $C = 6 \times 47 \mu\text{F}$

Efficiency & Transient




$V_{out} = 0.85 \text{ V}$
Transient $0.42\text{A} - 1.4\text{A} @ 2.5$
 $A/\mu\text{s } V_{pp} = 29.6 \text{ mV}$
 $F_{sw} = 571 \text{ kHz}$
 $L_{out} = 2.2 \mu\text{H}, C_{out} = 6 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 2.8 \text{ mV}$





$V_{out} = 0.85 \text{ V}$

1.4A Load
 $V_{PP} = 4.8 \text{ mV}$

VCC0_PSDDR (VCC0_PSDDR, DDR_VDDQ/ VDD) 1.2 V / 3 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 1 \text{ } \mu\text{H}$, P/N Wurth
74438366010
- $C = 4 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 1.2 \text{ V}$


Transient 2.25A – 3A @ 2.5

A/ μs $V_{pp} = 31.2 \text{ mV}$

$F_{sw} = 571 \text{ kHz}$


$L_{out} = 1 \mu\text{H}$, $C_{out} = 4 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 6.0 \text{ mV}$

$V_{out} = 1.2 \text{ V}$





3 A Load
 $V_{PP} = 5.2 \text{ mV}$

VCCINT

(VCCINT, VCCCBRAM, VCCINT_IO)
0.72 V / 3.5 A

- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \text{ } \mu\text{H}$, P/N Wurth 744393440056
- $C = 9 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 0.72 \text{ V}$


Transient 2.625A – 3.5A @ 100

$\text{A}/\mu\text{s}$ $V_{pp} = 20.4 \text{ mV}$


$F_{sw} = 1 \text{ MHz}$

$L_{out} = 0.56 \mu\text{H}$, $C_{out} = 9 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 8.0 \text{ mV}$



$V_{out} = 0.72 \text{ V}$



3.5A Load
 $V_{PP} = 8.4 \text{ mV}$

VCCINT

(VCCINT, VCCCBRAM, VCCINT_IO)
0.85 V / 3.5 A

- C200 Sync Buck
- $F_{sw} = 1 \text{ MHz}$
- $L = 0.56 \text{ } \mu\text{H}$, P/N Wurth 744393440056
- $C = 9 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 0.85 \text{ V}$


Transient 2.625A – 3.5A @ 100

μs $V_{pp} = 22.0 \text{ mV}$


$F_{sw} = 1 \text{ MHz}$

$L_{out} = 0.56 \mu\text{H}$, $C_{out} = 9 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 6.8 \text{ mV}$



$V_{out} = 0.85 \text{ V}$



3.5A Load
 $V_{PP} = 8.8 \text{ mV}$

VCCBRAM

0.85 V / 1.4 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 2.2 \text{ } \mu\text{H}$, P/N Wurth
74438357022
- $C = 6 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 0.85 \text{ V}$


Transient $0.42\text{A} - 1.4\text{A} @ 2.5$

$A/\mu s \ V_{pp} = 29.6 \text{ mV}$


$F_{sw} = 571 \text{ kHz}$

$L_{out} = 2.2 \mu\text{H}$, $C_{out} = 6 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 2.8\text{ mV}$



$V_{out} = 0.85\text{ V}$



1.4A Load
 $V_{PP} = 4.8\text{ mV}$

VCCAUX

(VCCAUX, VCCAUX_IO, VCCADC)
1.8 V / 0.4 A

- C200 Sync Buck
- $F_{sw} = 571 \text{ kHz}$
- $L = 10 \text{ } \mu\text{H}$, P/N Wurth 74438357100
- $C = 1 \times 47 \text{ } \mu\text{F}$

Efficiency & Transient



$V_{out} = 1.8 \text{ V}$


Transient $0.12\text{A} - 0.4\text{A} @ 2.5$

$\text{A}/\mu\text{s} \quad V_{pp} = 34.4 \text{ mV}$


$F_{sw} = 571 \text{ kHz}$

$L_{out} = 10 \mu\text{H}, C_{out} = 1 \times 47 \mu\text{F}$

Ripple



No Load
 $V_{PP} = 6.4\text{mV}$



$V_{out} = 1.8\text{ V}$

0.4A Load
 $V_{PP} = 7.2\text{ mV}$



Thank You