

# AnDAPT Power Solutions for Xilinx

Zynq Ultrascale+ RFSoC  
Mapping & Lab Data

**Use-Case A1, B1, B2**

AnDAPT Marketing Team

**AnDAPT**

# Contents

- Xilinx Zynq Ultrascale+ (ZU+) family of RFSoC devices' use-cases
- AnDAPT integrated power supply reference design availability for ZU+ RFSOC SKUs
- Lab data for each power rail for Full Power Domain (A2) use-case using AnDAPT PMICs

# Use-Cases (RFSoC Devices)

SKU	USE CASE	USE CASE
ZU21DR ZU25DR ZU27DR ZU28DR ZU29DR	GEN 1 MANDATORY POWER	GEN 1 FULL POWER
ZU39DR	GEN 2 MANDATORY POWER	GEN 2 FULL POWER
ZU42DR ZU43DR ZU46DR ZU47DR ZU48DR ZU49DR	GEN 3 MANDATORY POWER	GEN 3 FULL POWER

# Power Tree- Use-Case: A1

$V_{IN} = 12 \text{ V}$

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC
1	VCCINT	1	C870	DrMOS Ctrl 2-ph	$V_{IN}$	12	0.72/0.85	45	ARD_X_ZUR_A1_IC1
2	VCCBRAM, INT_IO, INT_AMS, SDFEC	2	C860	DrMOS Ctrl 1-ph	$V_{IN}$	12	0.85	28	ARD_X_ZUR_A1_IC1
3	VMGTAVTT, VCC_PSPLL, VCU_PLL	2	C200	Sync Buck	$V_{IN}$	12	1.2	4	ARD_X_ZUR_A1_IC1
4	MGTAVCC	2	C200	Sync Buck	$V_{IN}$	12	0.9	2	ARD_X_ZUR_A1_IC1
5	VPS_MGTRAVCC	3	C710	SIM LDO	MGTAVCC	0.9	0.85	0.3	ARD_X_ZUR_A1_IC1
6	VCCO_PSDDR, DDR_VDDQ	6	C200	Sync Buck	$V_{IN}$	12	1.1-1.5	6	ARD_X_ZUR_A1_IC2
7	VCCAUX, ADC, IO, VCCPSAUX, DDR_PLL, ADC	5	C200	Sync Buck	$V_{IN}$	12	1.8	2-3	ARD_X_ZUR_A1_IC2
8	VCCO	6	C200	Sync Buck	$V_{IN}$	12	3.3/5	4	ARD_X_ZUR_A1_IC2
9	VPS_MGTAUTT, VMGTVAUTX	4	C200	Sync Buck	$V_{IN}$	12	1.8	0.5	ARD_X_ZUR_A1_IC2

# Power Tree- Use-Case: B2

$V_{IN} = 12 \text{ V}$

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC	Comment
1	VCCINT	1	C870	DrMOS Ctrl 2-ph	$V_{IN}$	12	0.72/0.85	45	ARD_X_ZUR_B1_IC1	
2	VCCBRAM, INT_IO, INT_AMS, SDFEC	2	C860	DrMOS Ctrl 1-ph	$V_{IN}$	12	0.85	28	ARD_X_ZUR_B1_IC1	
3	VMGTAVTT, VCC_PSPLL, VCU_PLL	2	C200	Sync Buck	$V_{IN}$	12	1.2	4	ARD_X_ZUR_B1_IC1	
4	MGTAVCC	2	C200	Sync Buck	$V_{IN}$	12	0.9	2	ARD_X_ZUR_B1_IC1	
5	VPS_MGTRAVCC	3	C710	SIM LDO	MGTAVCC	0.9	0.85	0.3	ARD_X_ZUR_B1_IC1	
6	VCCO_PSDDR, DDR_VDDQ	6	C200	Sync Buck	$V_{IN}$	12	1.1-1.5	6	ARD_X_ZUR_B1_IC2	
7	VCCAUX, ADC, IO, VCCPSAUX, DDR_PLL, ADC	5	C200	Sync Buck	$V_{IN}$	12	1.8	2-3	ARD_X_ZUR_B1_IC2	
8	VCCO	6	C200	Sync Buck	$V_{IN}$	12	3.3/5	4	ARD_X_ZUR_B1_IC2	
9	VPS_MGTAVTT, VMGTVaux	4	C200	Sync Buck	$V_{IN}$	12	1.8	0.5	ARD_X_ZUR_B1_IC2	
10	ADC_AVCC	8	C200	Sync Buck	$V_{IN}$	12	0.925/0.98	3.2	ARD_X_ZUR_B1_IC3	Optional for Gen1/Gen2/Gen3
11	DAC_AVCC	9	C200	Sync Buck	$V_{IN}$	12	0.925	6	ARD_X_ZUR_B1_IC3	
12	ADC_AVCCAUX	7	C150	Async Buck	$V_{IN}$	12	1.8	1.5	ARD_X_ZUR_B1_IC3	
13	DAC_AVCCAUX	11	C710	SIM LDO	DAC_AVTT	2.5	1.8	0.72	ARD_X_ZUR_B1_IC3	
14	DAC_AVTT	10	C200	Sync Buck	$V_{IN}$	12	2.5/3/3.3	0.9	ARD_X_ZUR_B1_IC3	


# Power Tree- Use-Case: B2

$V_{IN} = 12 \text{ V}$

#	Rail	Seq	Power Component	Type	Upstream Rail	Vinput (V)	Vout (V)	Iout (A)	IC	Comment
1	VCCINT	1	C870	DrMOS Ctrl 2-ph	$V_{IN}$	12	0.72/0.85	45	ARD_X_ZUR_B2_IC1	
2	VCCBRAM, INT_IO, INT_AMS, SDFEC	2	C860	DrMOS Ctrl 1-ph	$V_{IN}$	12	0.85	28	ARD_X_ZUR_B2_IC1	
3	VMGTAVTT, VCC_PSPPLL, VCU_PLL	2	C200	Sync Buck	$V_{IN}$	12	1.2	4	ARD_X_ZUR_B2_IC1	
4	MGTAVCC	2	C200	Sync Buck	$V_{IN}$	12	0.9	2	ARD_X_ZUR_B2_IC1	
5	VPS_MGTRAVCC	3	C710	SIM LDO	MGTAVCC	0.9	0.85	0.3	ARD_X_ZUR_B2_IC1	
6	VCCO_PSDDR, DDR_VDDQ	6	C200	Sync Buck	$V_{IN}$	12	1.1-1.5	6	ARD_X_ZUR_B2_IC2	
7	VCCAUX, ADC, IO, VCCPSAUX, DDR_PLL, ADC	5	C200	Sync Buck	$V_{IN}$	12	1.8	2-3	ARD_X_ZUR_B2_IC2	
8	VCCO	6	C200	Sync Buck	$V_{IN}$	12	3.3/5	4	ARD_X_ZUR_B2_IC2	
9	VPS_MGTAVTT, VMGTVaux	4	C200	Sync Buck	$V_{IN}$	12	1.8	0.5	ARD_X_ZUR_B2_IC2	
10	ADC_AVCC	8	C200	Sync Buck	$V_{IN}$	12	0.925/0.98	3.2	ARD_X_ZUR_B2_IC3	Optional for Gen1/Gen2/Gen3
11	DAC_AVCC	9	C200	Sync Buck	$V_{IN}$	12	0.925	6	ARD_X_ZUR_B2_IC3	
12	ADC_AVCCAUX	7	C150	Async Buck	$V_{IN}$	12	1.8	1.5	ARD_X_ZUR_B2_IC3	
13	DAC_AVCCAUX	11	C710	SIM LDO	DAC_AVTT	2.5	1.8	0.72	ARD_X_ZUR_B2_IC3	
14	DAC_AVTT	10	C200	Sync Buck	$V_{IN}$	12	2.5/3/3.3	0.9	ARD_X_ZUR_B2_IC3	
15	PL_DDR4_VTT1	12	C210	Sync Buck	$V_{IN}$	12	0.6	3	ARD_X_ZUR_B2_IC4	Optional for Gen2/Gen3
16	PL_DDR4_VTT2	13	C210	Sync Buck	$V_{IN}$	12	0.6	3	ARD_X_ZUR_B2_IC4	
17	PS_DDR4_VTT	14	C210	VTT Terminator	C200	1.2	0.6	1	ARD_X_ZUR_B2_IC4	




# Proposed Solution (4xPMICs)

## Use-Case A1




# Proposed Solution (4xPMICs)

## Use-Case B1




# Proposed Solution (4xPMICs)

## Use-Case B2




# Mapping IC1 (WebAmp View)

Use-Case A1, B1, B2




# Thermal Design View (IC1)

## Use-Case A1, B1, B2




# Mapping IC2 (WebAmp View)

Use-Case A1, B1, B2




# Thermal Design View (IC2)

## Use-Case A1, B1, B2




# Mapping IC3 (WebAmp View)

## Use-Case B1, B2




# Thermal Design View (IC3)

## Use-Case B1, B2




# Mapping IC4 (WebAmp View)


## Use-Case B2



# Thermal Design View (IC4)

## Use-Case B2







# Bench Data

Use-Case B2


# VCCINT: Efficiency & Transient




$V_{out} = 0.72 \text{ V}$   
Transient 45A – 60A @  $100 \text{ A}/\mu\text{s}$   
 $V_{PP} = 25.6 \text{ mV}$   
 $F_{sw} = 1 \text{ MHz}$   
 $L_{out} = 0.1 \mu\text{H}, C_{out} = 1,900 \mu\text{F}$



# Ripple





No Load  
 $V_{PP} = 5.2 \text{ mV}$




Full Load  
 $V_{PP} = 7.6 \text{ mV}$

# VCCBRAM: Efficiency & Transient




$V_{out} = 0.85 \text{ V}$   
Transient:  $22.5 \text{ A} - 30\text{A} @ 100 \text{ A/us}$   
 $V_{PP} = 29.6 \text{ mV}$   
 $L_{out} = 0.1 \mu\text{H}, C_{out} = 910 \mu\text{F}$

# VCCBRAM: Ripple





No Load Ripple  
 $V_{PP} = 8 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 11.2 \text{ mV}$

# VMGTAVTT: Efficiency & Transient




V<sub>out</sub> = 1.2 V  
Transient: 0.8A – 4A @ 10 A/us  
V<sub>PP</sub> = 46.4 mV  
L<sub>out</sub> = 0.56  $\mu$ H, C<sub>out</sub> = 329  $\mu$ F

# VMGTAVTT: Ripple





No Load Ripple  
 $V_{PP} = 6 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 6.4 \text{ mV}$

# VMGTAVCC: Efficiency & Transient




$V_{out} = 0.9\text{ V}$   
Transient:  $1.5\text{ A} - 2\text{ A} @ 10\text{ A/us}$   
 $V_{PP} = 14.8\text{ mV}$   
 $L_{out} = 1\text{ }\mu\text{H}, C_{out} = 188\text{ }\mu\text{F}$

# VMGTAVCC: Ripple




No Load Ripple  
V<sub>PP</sub> = 5.2 mV




Full Load Ripple  
V<sub>PP</sub> = 7.2 mV

# VPS\_MGTRAVCC: Transient




$V_{out} = 0.85 \text{ V}$   
Transient:  $0.21\text{A} - 0.35 \text{ A} @ 2.5 \text{ A/us}$   
 $V_{PP} = 5.6 \text{ mV}$

# VPS\_MGTRAVCC: Ripple





No Load Ripple  
 $V_{PP} = 5.6 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 6.4 \text{ mV}$

# VCCO\_PSDDR: Efficiency & Transient




$V_{out} = 1.2 \text{ V}$   
Transient:  $4.5 \text{ A} - 6\text{A} @ 10 \text{ A/us}$   
 $V_{PP} = 39.2 \text{ mV}$   
 $L_{out} = 0.47 \mu\text{H}, C_{out} = 4 \times 47 \mu\text{F}$

# VCCO\_PSDDR: Ripple





No Load Ripple  
 $V_{PP} = 7.2 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 11.2 \text{ mV}$

# VCCAUX: Efficiency & Transient




$V_{out} = 1.8 \text{ V}$   
Transient:  $0.3 \text{ A} - 3\text{A} @ 10 \text{ A/us}$   
 $V_{PP} = 98 \text{ mV}$   
 $L_{out} = 1.1 \mu\text{H}, C_{out} = 910 \mu\text{F}$

# VCCAUX: Ripple





No Load Ripple  
V<sub>PP</sub> = 4.4 mV




Full Load Ripple  
V<sub>PP</sub> = 6.4 mV

# VCCO: Efficiency & Transient




$V_{out} = 3.3 \text{ V}$   
Transient:  $0.6 \text{ A} - 6\text{A} @ 10 \text{ A/us}$   
 $V_{PP} = 28 \text{ mV}$   
 $L_{out} = 1.1 \mu\text{H}, C_{out} = 3 \times 47 \mu\text{F}$

# VCCO: Ripple





No Load Ripple  
V<sub>PP</sub> = 10 mV




Full Load Ripple  
V<sub>PP</sub> = 12 mV

# VPS\_MGTAVTT: Efficiency & Transient




$V_{out} = 1.8 \text{ V}$   
Transient:  $0.3 \text{ A} - 3\text{A} @ 10 \text{ A/us}$   
 $V_{PP} = 98 \text{ mV}$   
 $L_{out} = 1.1 \mu\text{H}, C_{out} = 3 \times 47 \mu\text{F}$

# VPS\_MGTAVTT : Ripple





No Load Ripple  
 $V_{PP} = 4.4 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 6.4 \text{ mV}$

# ADC\_AVCC: Efficiency & Transient




$V_{out} = 0.925 \text{ V}$   
Transient:  $6.525 \text{ A} - 8.7 \text{ A} @ 2.5 \text{ A/us}$   
 $V_{PP} = 22.9 \text{ mV}$   
 $L_{out} = 0.56 \mu\text{H}, C_{out} = 9 \times 47 \mu\text{F}$

# ADC\_AVCC: Ripple





No Load Ripple  
 $V_{PP} = 8.3 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 10.3 \text{ mV}$

# DAC\_AVCC: Efficiency & Transient




$V_{out} = 0.925 \text{ V}$   
Transient:  $4.5 \text{ A} - 6\text{A} @ 2.5 \text{ A/us}$   
 $V_{PP} = 32.4 \text{ mV}$   
 $L_{out} = 0.56 \mu\text{H}, C_{out} = 9 \times 47 \mu\text{F}$

# DAC\_AVCC: Ripple




No Load Ripple  
 $V_{pp} = 8.3 \text{ mV}$



Full Load Ripple  
 $V_{pp} = 10.3 \text{ mV}$

# ADC\_AVCCAUX: Efficiency & Transient




$$V_{\text{out}} = 1.8 \text{ V}$$

Transient: 0.16A – 1.6A @ 2.5 A/us


$$V_{\text{PP}} = 57.8 \text{ mV}$$

$$L_{\text{out}} = 2.2 \mu\text{H}, C_{\text{out}} = 94 \mu\text{F}$$

# ADC\_AVCCAUX: Ripple




No Load Ripple  
 $V_{PP} = 11.6 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 8 \text{ mV}$

# DAC\_AVCCAUX: Transient




$V_{in} = 2.5V$   $V_{out} = 1.8 V$   
Transient:  $0.36A - 0.72A @ 2.5 A/\mu s$   
 $V_{PP} = 11.2 \text{ mV}$   
 $C_{out} = 22 \mu F$   
Internal Feedback


# DAC\_AVCCAUX: Ripple



No Load Ripple  
 $V_{PP} = 6.8 \text{ mV}$





200mA Ripple  
 $V_{PP} = 10.4 \text{ mV}$



Full Load Ripple  
 $V_{PP} = 6.4 \text{ mV}$


Internal Feedback

# DAC\_AVTT: Efficiency & Transient




$V_{out} = 2.5 \text{ V}$   
Transient:  $0.2 \text{ A} - 1\text{A} @ 10 \text{ A/us}$   
 $V_{PP} = 81.6 \text{ mV}$   
 $L_{out} = 4.7 \mu\text{H}, C_{out} = 47 \mu\text{F}$

# DAC\_AVTT: Ripple




No Load Ripple  
 $V_{PP} = 11.6 \text{ mV}$



Full Load Ripple  
 $V_{PP} = 12.8 \text{ mV}$

# DDR4 Rails - Transient

C200




$$V_{out} = 1.2 \text{ V}$$

Transient: 0.2 A – 1A @ 2.5 A/us

$$V_{PP} = 39.2 \text{ mV}$$

$$L_{out} = 0.47 \mu\text{H}, C_{out} = 4 \times 47 \mu\text{F}$$

C210




$$V_{out} = 0.6 \text{ V}$$

Transient: 0.2 A – 1A @ 2.5 A/us


$$V_{PP} = 20 \text{ mV}$$

$$L_{out} = 0.68 \mu\text{H}, C_{out} = 3 \times 47 \mu\text{F}$$

# DDR4 Rails: Ripple (C200)




No Load Ripple  
 $V_{PP} = 7.2 \text{ mV}$




Full Load Ripple  
 $V_{PP} = 9.6 \text{ mV}$


# DDR4 Rails: Ripple (C210)



No Load Ripple  
 $V_{PP} = 4 \text{ mV}$



Full Load Ripple  
 $V_{PP} = 4 \text{ mV}$



**Thank You**