

Product Description

The AnD8320 Adaptable PMIC uses AnDAPT AmP™ advanced technology consisting of fully flexible digital fabric combined with high performance analog blocks. The AnD8320 consists of three 6A configurable synchronous Buck Regulators and two high current LDOs. The AnD8320 is fully tested and ready to use in designs. The AnD8320 Buck regulators use Voltage Mode control. The AnD8320 also has an integrated sequencer and 4 additional integrated auxiliary LDOs. The user can modify output voltage and rail sequencing using resistor or WebAdapter™ online tools. The sequencer has the capability to be based on timed delays or Power Good signals. Adaptable PMICs provide fastest prototyping and time to market, while providing best in class performance and flexibility. The AnD8320 design is available in the WebAmP™ software tool library for full customization capability. The Adaptable PMIC is optimized to power high end Processors by integrating multiple power rails into single chip designs.

Features

- Three 6A Synchronous Buck Regulators
- PVIN: 4.75V to 14V, VOUT: 0.7V to 5.0V
- 533kHz Switching Frequency
- Integrated 30 mΩ MOSFET
- Protection: UVLO, OCP, OVP, OTP
- Two high current 1A LDO (VOUT: 0.6V to 3.3V)
- Four auxiliary LDOs: 1.2V, 1.8V, 2.5V, 3.3V internal input voltage 4.5V, or external 5V up to 200mA output current
- Adjustable output voltage with 2.4 mV resolution
- 1% load regulation
- Buck Efficiency up to 95%
- Power-good flag output and Enable input
- Soft start/stop, sequencing, pre-bias startup
- -40°C to +125°C operating junction temperature
- Easy WebAmP upgrade path to On-Demand PMIC


Applications

- On-demand power management, multi-rail power integration
- Powering server, processor, memory, storage, network switcher and router platforms
- Powering FPGA, processor, SSD, subsystem power control & sequencing

Product Detail

The AnD8320 Adaptable PMIC consists of three customizable, Synchronous Buck Regulators, customizable control and status pins including enable input, an optional power-good output, and optional output flags to signal when the system triggers an overvoltage (OVP), overcurrent (OCP), or Input undervoltage lockout (UVLO) condition. It also includes two high current LDOs.


Triple Buck WebAmP Design View




Order Information

Part Number	Package	Description	Availability
AnD8320QF65	QF65	Multi-Rail Triple Buck PMIC	Now

Package Marking Example – QF65



Package Pinout



Pin Function and Description

Table 1 Pins table

Pin Name	Pin #	Description
VIN	1	VIN bias supply for: VDD, VCC, LDO3V3, LDOa, LDOb
VDRV_4	2	Low side MOSFET gate drive supply for Buck 4
GND	3	Low side MOSFET source for Buck 4, must be connected to GND
LX2_4	4	Switch node (LX2) Low side MOSFET drain for Buck 4. Connect to LX1_4
LX1_4	5	Switch node (LX1) High side MOSFET source for Buck 4. Connect to LX2_4
BST_4	6	Bootstrap pin High side MOSFET gate drive for Buck 4
PVIN_4	7	Power Input for Buck 4
PVIN_3	8	Power Input for Buck 3
BST_3	9	Bootstrap pin High side MOSFET gate drive for Buck 3
LX1_3	10	Switch node (LX1) High side OSFET source for Buck 3. Connect to LX2_3.
LX2_3	11	Switch node (LX2) Low side MOSFET drain for Buck 3. Connect to LX1_3.
GND	12	Low side MOSFET source for Buck 3, must be connected to GND
VDRV_3	13	Low side MOSFET gate drive supply Buck 3
CFG	14	CFG input active high configuration restart. Device is held in reset while signal is high. Reconfiguration is triggered on negative edge.
SO	15	SPI SO output transmits SPI commands during configuration
SI	16	SPI SI input receives SPI data during configuration
SEQ_ON	17	Enable Sequencer
SS	18	SPI SS output slave, select when master, input when slave during configuration
GPIO11	19	NC (No Connect)
SCK	20	SPI SCK output clock when master, input clock when slave during configuration
VFB3	21	Feedback voltage for Buck 3
OUT3	22	Output 3 from Sequencer. Connect to relevant Buck EN pin to be the third in sequence. Dual function pin, shared with MODE input, must be sampled high for master mode at the beginning of configuration or sampled low for slave mode at the beginning of configuration
GND	23	Ground
FLTB	24	Fault output open drain active low Dual function pin, shared with DONE output, signals end of configuration when high-Z
EN3	25	Enable Buck3
VFBL2	26	VFBL2 feedback LDO2
OUT2	27	Output 2 from Sequencer. Connect to relevant Buck EN pin to be the second in sequence.
TIME	28	Sequencer mode control, high = TIME mode, low = PGood mode
ENL1	29	Enable LDO1
LDOB	30	LDO 2.5V output
VFBL1	31	Feedback voltage for LDO1
DNC	32	Do not connect, floating

Pin Function and Description (continued)

Pin Name	Pin #	Description
LDO3V3	33	LDO output 3.3V
VDRV_L2	34	LDO 2 bias driver
VOUT_L2	35	LDO 2 output
PVIN_L2	36	LDO 2 power input
VOUT_L1	37	LDO 1 output
PVIN_L1	38	LDO 1 power input
VDRV_L1	39	LDO 1 bias driver
PVIN_1	40	Power Input for Buck 1
LX1_1	41	Switch node (LX1) High side MOSFET source for Buck 1. Connect to LX2_1
BST_1	42	Bootstrap pin High side MOSFET gate drive for Buck 1
LX2_1	43	Switch node (LX2) Low side MOSFET drain for Buck 1. Connect to LX1_1
GND	44	Low side MOSFET source for Buck 1, connect to GND
VDRV_1	45	Low side MOSFET gate drive supply for Buck 1
VCC1V2	46	VCC, LDO 1.2V output and input for digital circuitry
ENABLE	47	Chip enable, AnD8320 powered on when floating (default), powered down when pulled low with 47k Ω pull-up to VDD through a diode (anode to VDD)
LDOa	48	LDO 1.8V adjustable output
VFB1	49	Feedback voltage for Buck 1
GPIO33	50	NC (No connect)
PGOOD	51	Global Power Good, includes all three Bucks
EN1	52	Enable Buck1
OUT1	53	Output 1 from Sequencer. Connect to relevant Buck EN pin to be the first in sequence.
VCCIO23	54	Supply input to GPIO bank, 3.3V
GND	55	Digital ground
CTL0	56	Sequencer Control 0
CTL1	57	Sequencer Control 1
GPIO23	58	NC (No connect)
EN4	59	Enable Buck4
ENL2	60	Enable LDO2
UVLO	61	Global Input Under Voltage Lockout
ISRC	62	NC (No connect)
VFB4	63	Feedback for Buck 4
VDD4V5	64	VDD LDO 4.5V output, input for analog circuitry
GND	65	Thermal pad, connect to GND

Absolute Maximum Ratings

over operating free-air temperature range

		Min	Max	Unit
Drain to Source Voltage		-1	22	V
V _{IN} Bias Supply		-1	22	V
Boost Voltage, referenced to Source		-1	6.6	V
Continuous Drain Current	Package power dissipation may limit current		8	A
Temperature range	Operating Junction temperature range, T _J	-40	125	°C
	Storage temperature range, T _{stg}	-65	150	

ESD Ratings

		Value	Unit
Electrostatic Discharge	Human body model	±2000	V
	Charged device model	±500	V

Thermal Information

Symbol	Thermal Metric	QF65	Unit
$\theta_{JA(\text{effective})}$	Effective Junction-to-ambient thermal resistance (System Level)*	20	°C/W
Package Manufacturer ratings (JEDEC reference)			
θ_{JC}	Junction-to-case (top) thermal resistance	11	°C/W
θ_{JB}	Junction-to-board thermal resistance	9	°C/W

* $\theta_{JA(\text{effective})}$ measured on AnDAPT AnD8320EB Evaluation Board and Amp8DB1REV5.0 Demonstration Board

Package Dissipation Ratings

Package	$\theta_{JA(\text{effective})}$	T _A = 55°C Power Rating (W) Still air flow	T _A = 55°C Power Rating (W) 200 LFM air flow	T _A = 55°C Power Rating (W) 400 LFM air flow
QF65	20	3.5	3.8	4.1

Recommended Operating Conditions

over operating free-air temperature range

	Min	Max	Unit
PVIN_1, PVIN_L1, PVIN_L2, PVIN_3, PVIN_4	4.75	14	V
LX1_1, LX2_1, LX1_3, LX2_3, LX1_4, LX2_4	-0.8	14	V
BST_1, to LX1_1 & LX1_1 pins, BST_2, BST_3 to LX1_3 & LX2_3 pins, BST_4 to LX1_4 & LX2_4 pins	-0.1	5.5	V
VDRV_1, VDRV_3, VDRV_4, VDRV_L1, VDRV_L2	3.0	5.5	V
CFG, SO, SI, SEQ_ON, SS, SCK, VFB1, VFBL1, VFBL2, VFB3, VFB4, OUT1, OUT2, OUT3, EN1, ENL1, ENL2, EN3, EN4, FLT, TIME, PGOOD, UVLO	-0.3	3.66	V
VCCIO23	3.14	3.46	V
T _A	-40	85	°C
T _J	-40	125	°C

Digital GPIO Electrical Characteristics

V_{IN}=12V and T_A=25°C

I/O Standard	V _{CCIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V)	V _{OH} (V)	I _{OL} (mA)	I _{OH} (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3 V	3.14	3.3	3.46	-0.3	0.8	2.0	V _{CCIO} + 0.2	0.4	V _{CCIO} - 0.5	2	-2

Synchronous Buck Features

- PWM, voltage mode, point-of-load (POL) regulator
- Maximum output current: 6A
- PV_{IN} : 4.75V to 14V, V_{OUT} : 0.7V to 5.0V
- 533kHz Switching Frequency
- Adjustable output voltage with 2.4 mV resolution
- Integrated MOSFETs, $R_{DS(on)}$: 30m Ω
- 1% load regulation
- Efficiency up to 93%
- Internal single pole compensator minimizes external part count
- Protection: Input Undervoltage Lockout, (V_{iUVLO}), Output Undervoltage Lockout, (V_{oUVLO}), Overcurrent (OCP), Overvoltage (OVP)
- Over Temperature Protection (OTP) (part of platform)
- Short-circuit protection (SCP)
- Power-good flag output and Enable input
- Soft start/stop, sequencing, pre-bias startup
- -40°C to $+125^{\circ}\text{C}$ operating junction temperature




Figure 1: Buck Typical WebAmP Schematic

Synchronous Buck Detail

The AnD8320 Synchronous Buck Regulator includes integrated MOSFETs, customizable PWM controller and various protection circuits.

The integrated, low-resistance switching Scalable Integrated MOSFETs (SIM) provide up to 6A output current.

Output voltage feedback is compared against an internal reference using a high-performance, voltage-error digitizer that provides tight voltage regulation accuracy under transient conditions. Pulse-width modulated (PWM), voltage-mode regulation is implemented with PID compensation. The switching frequency is generated internally via an oscillator and is fixed at 533kHz.

The customizable output voltage is specified by the WebAdapter tool or an external resistor divider. The regulator has customizable control and status pins including enable input, power-good output, and output flags to signal when the system triggers an overvoltage (OVP), overcurrent (OCP), or undervoltage lockout (UVLO) condition.

The soft-start and soft-stop slew rates are also specified at 4ms. Additional sequencing options are available by using the WebAdapter tools or jumpers.

The AnD8320 uses predefined power components from the AmP power library. This allows an easy migration to On-Demand PMIC. The buck converter is based on the C200 power component.

Recommended Operating Conditions Buck Converters

over operating free-air temperature range

This section applies to all three Power Regulators

Symbol	Parameter	Min	Typ	Max	Unit
PV_{IN}	Power Input Voltage	4.75		14 ⁽¹⁾	V
I_{Lmax}	Load Current Maximum	6			A
V_{IN}	Bias Supply	4.75		14 ⁽¹⁾	V

Electrical Characteristics Buck Converters

$V_{IN} = PV_{IN} = 12V$, $T_A = 25^\circ C$, $C_{vdd} = 10\mu F$, $C_{vcc} = 1\mu F$, unless otherwise specified

Parameters	Test Conditions	Min	Typ	Max	Units
UVLO Input (V_{iUVLO})		3.9	4	4.1	V
Input Shutdown current (V_{IN})	EN = 0V		13		mA
Input quiescent current (OV_{IN})	Only 1 Buck enabled		7		mA
Output Voltage (V_{OUT})		0.7		5.5	V
Voltage Regulation	Including load , line and temperature variation				
		V_{IN} range :4.75V to 6V	-2		+1
	V_{IN} range :6V to 14V	-1		+1	%
Switching frequency (F_{SW})			533		KHz
Switching frequency accuracy		-5		+5	%
MOSFET switch on-resistance ($R_{DS(on)}$)			30		mΩ
Peak efficiency	$V_{IN} = 5V$, $V_{OUT} = 3.3V$, $F_{SW} = 533kHz$ $I_{OUT} = 3A$		95		%
Efficiency	$V_{IN} = 12V$, $V_{OUT} = 1.5V$, $F_{SW} = 533kHz$, $I_{OUT} = 3A$		85		%
Power Good threshold (percentage of V_{OUT})			80		%
PROTECTION					
Current limit protection – OCP (I_{OUT})		8.5			A
Temperature limit protection (OTP) on the system	Shutdown (Power Good goes low) Hysteresis	125			°C
Overvoltage protection, OVP, trip point range (percentage of V_{OUT})			120		%
Undervoltage lockout, V_{oUVLO} , threshold range (percentage of V_{OUT})			60		%
Soft start time (default)	V_{OUT} ramp time (EN High) - 2/3 of Seq_Delay		4		ms
Seq_Delay	Sequencer delay	3	6	16	ms


Notes ⁽¹⁾ : Adaptable devices have an Integrated fixed compensation, optimized for the selected default inductor and for V_{IN} range of 4.75V to 14V. For input voltage above 14V (14V to 17V), use On-Demand or contact AnDAPT “

Typical Characteristics Buck converters


Unless otherwise specified: TA = 25°C

Transient Response

V_{OUT} = 1.8V I_{OUT} step 2.5 A to 5A




Efficiency




Soft Start

V_{IN} = 12V, V_{OUT} = 1.8V, I_{OUT} = 2.5A




Soft Stop

V_{IN} = 12V, V_{OUT} = 1.8V




Jitter

V_{IN} = 12V, V_{OUT} = 1.8V, I_{OUT} = 2.5A



Ripple

V_{IN} = 12V, V_{OUT} = 1.8V, I_{OUT} = 2.5A



Theory of Operation Buck Converters

The Synchronous Buck Regulator with integrated MOSFETs operates in voltage mode by comparing the V_{OUT} feedback voltage VFB, with a programmable reference V_{ref} , to direct the PID (Proportional Integral Derivative) controller to produce a PWM (Pulse Width Modulation) input to the Hi-side and Lo-side MOSFET switches as shown in Figure 4.

In CCM (Continuous Conduction Mode), the PWM driver goes high turning the Hi-side switch "ON" to provide PV_{IN} to the LX side of an inductor, L, where $V_L = PV_{IN} - V_{OUT}$. When the PWM driver goes low, the Hi-side switch turns "OFF", and the Lo-side switch turns "ON" providing a path for the inductor current to decrease with $V_L = - V_{OUT}$, until the next PWM turns back "ON". As this cycle repeats, the PID algorithm regulates V_{OUT} by continuously updating the PWM duty cycle to optimize regulation and transient response over changing load conditions.

Inductor Selection

Based on output voltage target, the **Error! Reference source not found.** shows recommended inductor and compensation capacitor value providing optimal performance.

C_t capacitance is required for higher output voltage range, in parallel to R1 resistor, to improve stability of the compensation without changing the PID coefficients.

As an example, for an output voltage range from 1.2V to 2.5V, use a 1.5uH inductor and capacitance C_t of 2.2nF.




Figure 2

$V_{IN} = 12V$	$f_{sw} = 530kHz-571kHz$			
V_{OUT}	L=0.68uH Ct=N/A	L=1uH Ct=N/A	L=1.5uH Ct=2.2nF	L=2.2uH Ct=4.7nF
0.7V	Green	Yellow	Yellow	Yellow
1.0V	Green	Green	Yellow	Yellow
1.2V	Yellow	Green	Green	Yellow
1.5V	Yellow	Green	Green	Yellow
1.8V	Yellow	Yellow	Green	Green
2.5V	Yellow	Yellow	Green	Green
3.3V	Yellow	Yellow	Yellow	Green
5V	Yellow	Yellow	Yellow	Green

L value is in the ideal range

L value just outside the ideal range, system works correctly

Figure 3 Inductor selection




Figure 4: Buck converter Functional Block Diagram

Start-up and Shutdown

Start-up and shutdown are controlled by the EN digital port. When EN goes high the output voltage, V_{OUT} , will ramp up according to the Soft Start ramp time. When EN goes low, the output voltage, V_{OUT} , will ramp down according to the Soft Start preset ramp time.

PGOOD

The power-good, PGOOD, of all Synchronous Buck Converters are combined to generate the global Power Good signal, indicating the output voltage regulation status. PGOOD goes high on power-up after completion of all the Soft Start time (Figure 5) and when all Faults are cleared. PGOOD will go low when V_{OUT} goes below the preset condition (80% of the V_{OUT}) or when faults occur such as

OCP current limit, OVP over voltage, UVLO or OTP thermal shutdown. PGOOD will also go low if EN goes low.




Figure 5

Protection Features

As shown in [Figure 4](#) each Synchronous Buck provides many protection features including UVLO, OVP, OCP and OTP.

Input Under Voltage (ViUVLO)

The input Under Voltage Lockout, ViUVLO, of all bucks, are combined to indicate the input voltage status of the entire device. The Global indication is UVLO. UVLO goes high when PV_{IN} voltage is lower than the preset condition (4.75V). UVLO goes low when PV_{IN} voltage is greater than the programmable preset condition in Parameter Settings, (default 4.75V). On detection of ViUVLO, the device will power down and PGOOD will go low. On ViUVLO returning high, the device will restart with a new Soft Start cycle.

Output Under Voltage VoUVLO

The output Under Voltage Protection, VoUVLO, of all regulators are combined to indicate the global output voltage status. VoUVLO goes high when any of the regulator outputs is lower than 60% of the specified V_{OUT} . VoUVLO goes low when all the output voltages are above 60% of the specified V_{OUT} . On detection of VoUVLO, the regulator will power down and PGOOD will go low. On VoUVLO returning low, an EN cycling low-to-high, will restart the device with a new Soft Start cycle.

Over Voltage Protection

The Over Voltage Protection, OVP, of all regulators are combined to indicate the global output voltage status. FLT is asserted low when any of the regulator outputs is 20% above specified V_{OUT} . FLT is unasserted when all the outputs are less than 20% above the specified V_{OUT} . On detection of OVP, a regulator will skip Hi-side switch pulses until the fault condition is not present.

Over Current Protection

The Over Current Protection, OCP, of all regulators are combined to indicate the global output over current status. When the Output Current, I_{OUT} , of any regulator is greater than 8.5A, the regulator will limit the Hi-side switch pulse width and OCP will go high. If I_{OUT} is greater than 10A, the regulator will power down and PGood will go low. In that case, an EN cycling low-to-high, will restart the device with a new Soft Start cycle.

V_{OUT} Resistor Settings

V_{OUT} voltages for Buck1, Buck3 and Buck4 POLs are set by the resistors R1 and R2 (see **Error! Reference source not found.**)

The AnD8320 internal feedback reference, VFB, is 0.7V for Buck1, Buck3, and Buck4 with feedback resistor recommended values of

$$R1 = 2.21 \text{ k}\Omega$$

$$R2 = \text{DNI (Do Not Install).}$$

For V_{OUT} values greater the 0.7 V, use the following resistor divider equations:

$$R1 = 2.21 \text{ k}\Omega$$

$$R2 = V_{FB} * R1 / (V_{OUT} - V_{FB}) \text{ k}\Omega$$

Use 1% resistor values for best accuracy. A resistor calculator for closest E96 1% value is provided by the WebAdapter Software Tool.

These values determine the Actual V_{OUT} voltage calculated as shown. A DNI value indicates "Do Not Install". R1 and R2 values may now be applied to the Reference Designators for the user's board design. The Table 2 below shows the default voltage settings.

Table 2 Default voltage setting

POL	Vout Target	Vout Actual	R1 1%	R2 1%
Buck1	0.7	0.700	2.210	DNI
Buck3	0.7	0.700	2.210	DNI
Buck4	0.7	0.700	2.210	DNI
LDO1	0.6	0.600	2.210	DNI
LDO2	0.6	0.600	2.210	DNI

LDO1 and LDO2 are high current LDOs covered later in the document.

Sequencer

The AnD8320 contains a sequencer that can operate either based on time delay or power good signal. The selection of power good or time delay is based on the setting of the TIME control pin 28. When the TIME control pin is high, the sequencer is based on time delay. When the TIME control pin is low, the sequencer is based on the PGood signal.

The user enters the desired sequencing delay.

The soft start will be set to 2/3 of the sequencing delay programmed allowing enough time for the previous sequencer to be fully ON before the next sequence start.

The sequencing delay is adjustable in WebAdapter advanced mode from 4ms to 16ms.

The sequencer is activated by setting the SEQ_ON to high.

The sequencer is activated by setting the SEQ_EN to high.

TIME, CTL and OUT pins have an internal pull-up resistor, so they can be left floating (or not connected) to be in high state. Low signal can be set with a connection to ground (GND).

TIME Mode

TIME Mode is specified when the TIME pin is in a high state as defaulted in the AnD8320. In this mode, each Buck[n] regulator begins a Soft Start when Enable[n], goes high. On completion of Soft Start, Sequencer Delay remains before Enable[n+1] goes high, beginning the sequence for Buck[n+1]. In the example below, the sequencing delay is set to 6 ms .




Figure 6 Soft start TIME mode

Sequencer Pin Connections

POL power-on and power-off sequences for Buck1, Buck3 and Buck4 are set by the sequence Pin Connections specified in the wire connection table below. Apply these connections to the AnD8320 board design.

In Time mode, the outputs (OUT1, OUT2, OUT3) of the sequencer need to be connected to the appropriate Enable pins for each Buck.

Table 3

Sequence Output		Enable Input	
Signal Name	AnD8320 Pin Number	Signal Name	AnD8320 Pin Number
OUT1	53	EN1	52
OUT2	27	EN3	25
OUT3	22	EN4	59

For the connection in Table 3, the following time sequence will be as shown in Figure 7




Figure 7 Sequence Buck 1, 3, 4

For the following connection in Table 4, the new sequence will be as shown in Figure 8

Table 4

Sequence Output		Enable Input	
Signal Name	AnD8320 Pin Number	Signal Name	AnD8320 Pin Number
OUT1	53	EN4	59
OUT2	27	EN3	25
OUT3	22	EN1	52




Figure 8 Sequence buck 4, 3, 1

TIME/CTL Pin Connections

To select Time Mode, the control pins CTL0 and CTL1 must be set to high. These pins have an internal pull-up resistor, so they can be left floating (or not connected) to be in high state. Low signal can be set with a connection to ground (GND). Please see wire connection in Table 5. Apply these conditions to the AnD8320 board design for Time mode.

Table 5

Controls		Signal Level	Function
Signal Name	Pin Number		
TIME	28	High	TIME Mode
CTL0	56	High	Sequence Select
CTL1	57	High	

PGOOD Mode

The user has also the option to set the sequencing using Power good signal.

PGood Mode is selected when the TIME pin is in a low state as indicated by the "GND" Signal Level specified in the wire connection table below. Control pins CTL0 and CTL1 specify the selected sequence. A "No Connect", "NC", will apply a high state as defaulted in the AnD8320. A "GND" will apply a low state. Apply these Signal Level connections to the AnD8320 board design.

Table 6

Controls		Signal Level	Function
Signal Name	Pin Number		
TIME	28	Low	PGood Mode
CTL0	56	High	Sequence Select
CTL1	57	High	

In this mode, each Buck[n] regulator begins a 4ms Soft Start when Enable[n], goes high. On completion of Soft Start, PGood[n] goes high and starts the programmed Sequencer Delay followed by Enable[n+1] going high, beginning the sequence for Buck[n+1]. If the user sets the sequencer delay to 6ms, The total cycle delay is 4ms + 6ms = 10ms per Buck as shown in the timing diagram below.




Figure 9 Power Good mode

PGOOD and Sequencer Pin Connections

The Control pins, CTL0 and CTL1, specify the selected sequence.

Table 7 Power Good Sequence

CTL1	CTL0	Seq1	Seq2	Seq3
High	High	Buck 1	Buck 3	Buck 4
High	Low	Buck 3	Buck 1	Buck 4
Low	High	Buck 4	Buck 1	Buck 3
Low	Low	Buck 4	Buck 3	Buck 1

Additional control flexibility is provided with independent enables EN[1, 3 and 4] as shown in Figure 10.




Figure 10

Sequencer delay may be changed using WebAdapter software tool Advanced Mode.

Integrated Auxiliary LDO

The AnD8320 has 4 integrated auxiliary LDOs which have default output voltages of 3.3V, 2.5V, 1.8V, and 1.2V. The input voltage of the four LDO's is from the internal 4.5V bias voltage. A decoupling capacitance of 10 μ F minimum must be connected to the output of the LDO.

The pin locations of these integrated LDOs, are fixed and cannot be modified by WebAmP Tools.

Please see Table 8 below for electrical characteristics of the LDOs.

Two of these LDos (LDOa and LDOb) can have an adjustable output voltage V_{OUT} when used with WebAdapter tool.

Electrical Characteristics Integrated Auxiliary LDO

Table 8

Symbol	Parameter	Condition	Min	Typ	Max	Unit
LDO1V2	LDO 1.2V output voltage	$I_{CC}=0\text{mA}$, $V_{IN}=4.5\text{V}$	1.164	1.2	1.236	V
R_{OCC}	LDO 1.2V equivalent resistance			350		$\text{m}\Omega$
I_{CC}	LDO 1.2V output current				200	mA
LDOa	LDO 1.8V output voltage	$I1V8=0\text{mA}$, $V_{IN}=4.5\text{V}$	1.746	1.8	1.854	V
R_{O1V8}	LDO 1.8V equivalent resistance			350		$\text{m}\Omega$
$I1V8$	LDO 1.8V output current				200	mA
LDOb	LDO 2.5V output voltage	$I2V5=0\text{mA}$, $V_{IN}=4.5\text{V}$	2.425	2.5	2.575	V
R_{O2V5}	LDO 2.5V equivalent resistance			350		$\text{m}\Omega$
I_{CC}	LDO 2.5V output current				200	mA
LDO3V3	LDO 3.3V output voltage	$I3V3=0\text{mA}$, $V_{IN}=4.5\text{V}$	3.201	3.3	3.399	V
R_{O3V3}	LDO 3.3V equivalent resistance			350		$\text{m}\Omega$
$I3V3$	LDO 3.3V output current				200	mA

Product Detail – High current LDO1, LDO2

The AnD8320 has 2 high current LDOs which are parts of the AmP platform power components (C71x: C710 or C715)

The LDO is a 1A general purpose low-dropout (LDO) regulator. The integrated current sense provides over-current protection (OCP) and short circuit protection.

The customizable output voltage is specified by the power engineer during customization using AnDAPT's cloud-based WebAdapter development software or using resistor divider as described in Table 2.

The LDO also incorporates a soft start feature to protect against inrush current. Sequencing options are available by interconnecting EN signals to provide dependencies and delays between each sequence step.

System Characteristics

Table 9 lists the system characteristics for the High current LDOs Power Component when implemented in an AnDAPT AmP device.

Table 9 LDOs System Characteristics

Parameters	Min	Typ	Max	Units
Input Drain Voltage (PV _{IN}) *	V _{OUT} +V _{DO}		17	V
Output Voltage (V _{OUT})	0.6		3.3	V
Output Current (I _{OUT})			1	A
Dropout Voltage (V _{DO}) @ V _{OUT} =1.8V I _{DS} =0.1A		20		mV
I _{DS} =1A		100		mV
Dropout Voltage (V _{LDO}) @ V _{OUT} =3.3V I _{DS} =0.1A		20		mV
I _{DS} =1A		200		mV
Voltage regulation		0.5		%
Current Limit – OCP	1			A
C _{OUT}	69			μF

*Note: The maximum power dissipation for the LDO, (V_{IN}-V_{OUT})*I_{OUT}, is limited to 1.5W

Theory of Operation LDO

The High current LDO is a linear voltage regulator. It consists of a reference voltage, a feedback path for the output voltage (which may use a resistor divider) to compare it to the reference, a feedback amplifier, and a series pass transistor (NMOS in the case of the C710/C715), whose voltage drop is controlled by the amplifier to maintain the output at the required value. A block diagram is shown in Figure 11.

When setting the voltage above 1.8V, a pull-up resistor (R_{pu}) and a Zener diode (DZ) need to be added for additional protection.




Figure 11: LDO bloc diagram

If the load current increases causing the output to drop the error voltage will increase and the amplifier output will fall. This in turn causes the voltage across the pass transistor to decrease and the output will return to its original value.

Note that a linear regulator efficiency depends on the voltage difference between input and output and is nominally given by:

$$100 \times (V_{OUT} \times I_{OUT}) / (V_{IN} \times I_{IN}) = 100 \times V_{OUT} / V_{IN}$$

assuming $I_{OUT} = I_{IN}$

with the power loss being $(V_{IN} - V_{OUT}) \times I_{OUT}$.

The maximum power dissipation for the LDO is limited to 1.5W.

Protection Features

The LDO provides protection features including OCP which is fixed at 1A. It can be enabled or disabled using the WebAdapter interface.

Over Current Protection (OCP)

On detection of OCP, the LDO will shut down. If OCP is triggered, the C71x will power down and PGood will go low. In that case, an EN cycling low-to-high, will restart the LDO with a new Soft Start cycle.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches 125°C the device shuts down. On detection of OTP, the LDO will power down and PGood will go low. On OTP returning low, an EN cycling low-to-high, will restart the LDO with a new Soft Start cycle.

Additional Resources

- AnDAPT AmP Platform datasheet

Typical Characteristics High Current LDO

Unless otherwise specified: TA = 25°C, C_{OUT} = 69 µF


Soft Start

V_{IN} = 12V, V_{OUT} = 1.8V No load




Transient Response

V_{IN} = 1.8V, V_{OUT} = 1.5V I_{OUT} = 0 to 100 mA Load step




Soft Start

V_{IN} = 2V, V_{OUT} = 1.8V, 2 Ohm




Transient Response

V_{IN} = 1.8V, V_{OUT} = 1.5V I_{OUT} = 0 to 0.5A Load step




Transient Response

V_{IN} = 12V, V_{OUT} = 3.3V I_{OUT} = 0 to 1A Load step




Load Regulation

$PV_{IN} = 1.5V$, $V_{OUT} = 1.3V$




Load Regulation

$PV_{IN} = 2.8V$, $V_{OUT} = 2.5V$




Line Regulation

$V_{OUT} = 1.8V$



Line Regulation

$V_{OUT} = 3.3V$



ESD CONSIDERATIONS

Establish and use (Electrostatic Damage) ESD-safe handling precautions when unpacking and handling ESD-sensitive devices. Store ESD sensitive devices in ESD safe containers until ready for use. The Tape-and-Reel moisture-sealed bag is an ESD approved barrier. The best practice is to keep the units in the original moisture sealed bags until ready for assembly. AnDAPT products are qualified to meet at least 500V ESD-MM (Machine Model) 2000V ESD-HM (Human Body Model). Restrict all device handling to ESD protected work areas that measure less than 400V static charge. Ensure that all workstations and personnel are properly grounded to prevent ESD.

Assembly Recommendation

For part placement, please use standard pick and place machine with ± 0.05 mm accuracy. Mount the device with slower speed and higher force. Place the package 1 ~ 2 mils into the paste. The device package has excellent self-

alignment during solder reflow if a minimum of 75% of the lead diameter intersect with the pad.

Solder Paste

The screen-printing quantity of solder paste is a key factor in producing high yield assemblies. Recommended solder paste alloy is Sn/Ag/Cu family for lead-free application. Low residue and no clean flux are recommended. Particle size type IV (25 ~ 38 μ m) is preferred to improve printing performance. Particle size type III (25 ~ 45 μ m) also is acceptable.

Solder Stencils

The contrast between large thermal pads and small terminal pads of the QFN package can present a challenge in production and even solder line thickness. The precise volume of solder paste deposited onto the device land pattern is controlled by the stencil thickness and the opening geometry. Stencil alignment accuracy and consistent solder volume transfer is critical for uniform reflow- solder processing. The solder joint thickness for QFN package

terminal pads should be 50 – 75 μm . Stencil recommended type is laser cutting stainless steel with thickness of 100 ~ 150 μm (125 μm as a guide). The actual thickness of a stencil is depending on other SMD components on the PCB. Metal blade or polymer with 90-degree hardness squeegee is recommended. Aperture size for terminal pad should have aspect ratio (width / thickness) of greater than 1.5 and area ratio (Area of aperture opening / aperture wall area) of greater than 0.66. The stencil aperture is typically designed to match the pad size on the PCB 1 to 1. For fine pitch components of 0.5mm and below it may be necessary to reduce the stencil aperture length by 20%. An oval-shaped opening should be used to get the optimum paste release and rounded corners to minimize clogging. Positive taper walls (5-degree tapering) with bottom opening larger than the top is recommended. Small multiple openings should be used instead of one big opening. 60% ~ 85% solder paste coverage is recommended to reduce the chance of having short connection.

REFLOW SPECIFICATION

AnDAPT products are qualified in accordance with IPC/JEDEC J-STD-020D.1. This standard classifies proper packaging, storage and handling to avoid subsequent thermal and mechanical damage during the solder-reflow attachment phase of PCB assembly. Check solder paste data sheet for any additional or difference instruction. Using a forced convection reflow oven with nitrogen is recommended. Also, the reflow oven should have equal or less than $\pm 5^\circ\text{C}$ temperature uniformity. The recommended reflow profile for lead-free solder paste shown in Figure 12.




Figure 12 Solder paste

COMPLIANCE

ENVIRONMENTAL COMPLIANCE

AnDAPT products are RoHS and Green compliant. AnDAPT products are in full environmental compliance as evidenced by our Materials Declaration Data Sheets (MDS). The MDS report, along with support documentation consisting of Material Safety Data Sheets (MSDS) and analytical reports for each homogeneous element of the product are available upon request.

DRC COMPLIANCE

AnDAPT products use materials that comply with DRC (Democratic Republic of the Congo) Conflict-Free Smelter and Mines requirements to meet the SEC implementation of Dodd–Frank Section 1502.


COMPLIANCE DECLARATION DISCLAIMER

AnDAPT believes this compliance information to be correct but cannot guarantee accuracy or completeness. Conformity documents for the above component constitutes are on file. AnDAPT subcontracts manufacturing and the information contained herein is based on data received from vendors and suppliers, which has not been validated by AnDAPT.


GENERAL

This information furnished by AnDAPT is believed to be accurate and reliable. However, no responsibility is assumed by AnDAPT for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. AnDAPT reserves the right to make changes to this product, including its circuits and software, to improve its design and/or performance, without prior notice. AnDAPT makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. AnDAPT assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Package Description – QF65 5x5 mm



	SYMBOL	COMMON DIMENSIONS		
		MIN.	NOR.	MAX.
TOTAL THICKNESS	A	---	---	0.7
SUBSTRATE THICKNESS	A1		0.11	REF
MOLD THICKNESS	A2		0.53	REF
BODY SIZE	D	4.9	5	5.1
	E	4.9	5	5.1
LEAD WIDTH	W1	0.15	0.2	0.25
LEAD WIDTH	W2	0.2	0.25	0.3
LEAD LENGTH	L1	0.15	0.2	0.25
LEAD LENGTH	L2	0.2	0.25	0.3
LEAD LENGTH	L3	1	1.05	1.1
LEAD PITCH	e		0.4	BSC
LEAD COUNT	n		65	
EDGE BALL CENTER TO CENTER	D1		4.5	BSC
	E1		4.5	BSC
BODY CENTER TO CONTACT BALL	SD		0.2	BSC
	SE		0.2	BSC
PACKAGE EDGE TOLERANCE	ooo		0.1	
MOLD FLATNESS	bbb		0.1	
COPLANARITY	ddd		0.08	
BALL OFFSET (PACKAGE)	eee		---	
BALL OFFSET (BALL)	fff		---	



Errata

Date	description
12/19/2018	SIM Pin (MOSFET DRV-Drain) ESD 750V HBM

Revision History

Date	Revision
03/07/2019	Updated pinout and description



Trademarks

© 2019 AnDAPT, Inc., the AnDAPT logo, AmP, WebAmP, AmPLink, AmPScope, WebAdapter and other designated brands included herein are trademarks of AnDAPT in the United States and other countries. All other trademarks are the property of their respective owners.