

Product Description

The C155_B Power Component is a customizable, PWM Asynchronous Buck, Current Mode Switching Regulator customized for super-capacitor charger applications. Combine the C155_B component with other Power Components to create a custom-defined, AnDAPT AmP on-demand power management integrated circuit (PMIC).

Features

- PWM, Current Mode, point-of-load (POL) regulator
- Maximum output current: 6A
- PV_{IN} : 3 to 14V, V_{OUT} : 0.7V to 5.5V
- Adjustable output voltage with down to 2.5 mV resolution
- Adjustable V_{OUT} soft start time from 1ms to 83s
- Adjustable Power-good and PV_{in} -Low thresholds
- Adjustable protection: Input Undervoltage Lockout, (ViUVLO), Output Undervoltage Lockout, (VoUVLO), Overcurrent (OCP), Overvoltage (OVP)
- Integrated MOSFETs, $R_{DS(on)}$: 30m Ω
- 1% load regulation
- Efficiency up to 95%
- Internal compensator minimizes external part count
- Adjustable switching frequency from 500 kHz to 1 MHz
- Adaptable compensation, bandwidth, gain & phase margin
- Over Temperature Protection (OTP) (part of platform)
- Short-circuit protection (SCP)
- Soft start/stop, sequencing, pre-bias startup
- -40°C to +125°C operating junction temperature
- One SIM element; integrate up to eight C155_B Power Components in one AmP Platform

Applications

- Super capacitor charging
- Powering server, processor, memory, storage, network switcher and router platforms
- FPGA, processor, SSD, subsystem power control & sequencing

Product Detail


The C155_B Asynchronous Buck Regulator includes an integrated MOSFET, customizable PWM controller and various protection circuits.

The integrated, low-resistance switching Scalable Integrated MOSFET-(SIM) provides up to 6A output current. Output voltage feedback is compared against an internal reference using a high-performance, voltage-error digitizer that provides tight voltage regulation accuracy under transient conditions. MOSFET current is sensed through an internal current mirror and compared with a current reference using digital compensation. The switching frequency is either generated internally via an oscillator with selectable frequencies or provided via an external pin.

The output voltage is specified by the power engineer during customization using AnDAPT's cloud-based WebAmp development software. The C155_B component has customizable control and status pins including enable input, power-good output, PV_{in} Low output and optional output flags to signal when the system triggers an overvoltage (OVP), overcurrent (OCP), or input undervoltage lockout (ViUVLO) condition. The threshold values are specified by the power engineer using the WebAmp tool.

The customizable soft-start time is specified by the power engineer using the WebAmp tool. Soft start time of up to 83 seconds is possible.

Figure 1: C155_B application schematic



Recommended Operating Conditions

over operating free-air temperature range

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------|----------------------------------|-----|-----|-----|------|
| PV_{IN} | Power Input Voltage | 3 | | 14 | V |
| I_{OUT} | I_{OUT} Output Current Maximum | | | 6 | A |

Electrical Characteristics

$PV_{IN} = V_{IN} = 12V$, $T_A = 25^\circ C$, $C_{vdd} = 10\mu F$, $C_{vcc} = 1\mu F$, unless otherwise specified

| Parameters | Test Conditions | Min | Typ | Max | Units |
|--|--|------|-----|------|------------|
| Output Voltage (V_{OUT}) | | 0.7 | | 5.5 | V |
| Voltage Regulation | Including load line and temperature variation V_{IN} range: 6V to 14V | -1 | | +1 | % |
| Switching frequency (F_{SW}) | | 500 | | 1000 | kHz |
| Switching frequency accuracy | | -5 | | +5 | % |
| MOSFET switch on-resistance ($R_{DS(on)}$) | | | 30 | | m Ω |
| Peak efficiency | $V_{IN} = 9V$, $V_{OUT} = 5V$, $F_{SW} = 800kHz$ $I_{OUT} = 2.2A$ | | 94 | | % |
| Full Load Efficiency | $V_{IN} = 12V$, $V_{OUT} = 5V$, $F_{SW} = 800kHz$, $I_{OUT} = 6.0A$ | | 91 | | % |
| | | | | | |
| Input Shutdown current (V_{IN}) | EN = Low | | 3.1 | | mA |
| Input Shutdown current (PV_{IN}) | | | 0.1 | | mA |
| Input Quiescent current (V_{IN}) | EN = High, $I_{OUT} = 0A$, $F_{SW} = 571 kHz$ $V_{OUT} = 5V$ | | 3.8 | | mA |
| Input Quiescent current (PV_{IN}) | | | 3.3 | | mA |
| PROTECTION | | | | | |
| Power Good threshold (relative to V_{out} Setting) | | 55 | | 100 | % |
| PV_{in} Low threshold setting | | 2.97 | | 4.95 | V |
| V_{iUVLO} , input Undervoltage Lockout | | 2.5 | | 10 | V |
| OCP, Over Current Protection (% I_{OUT}) | | | 140 | | % |
| OTP, Over Temperature Protection | Shutdown (Power Good goes low) Hysteresis | 125 | | | $^\circ C$ |
| OVP, Overvoltage Protection trip point range (relative to V_{fb} Setting)** | | +100 | | +320 | mV |
| V_{oUVLO} , output Undervoltage Lockout threshold range (relative to V_{fb} Setting)** | | -100 | | -320 | mV |

* Parameters shaded in green are user customizable as set in WebAmP development software


** V_{fb} is equal to V_{out} multiplied by the feedback resistor divider ratio, $R2/(R1+R2)$ (See page 7, V_{fb} Resistor Components)

Typical Performance

Unless otherwise specified: $T_A = 25^\circ\text{C}$, $PV_{IN} = 5\text{V}$, $F_{SW} = 571\text{kHz}$, $L_{OUT} = 2.2\ \mu\text{H}$, $C_{OUT} = 188\ \mu\text{F}$ ceramic, Output Load = 15F super capacitor


22s Soft Start, 15F super-capacitor charging to 5v with 98% PGD

Vcapacitor, Icapacitor, Iin, PGood




30s Soft Start, 15F super-capacitor charging to 5v with 98% PGD

Vcapacitor, Icapacitor, Iin, PGood



Efficiency




Theory of Operation

The C155_B Asynchronous Buck Regulator with integrated MOSFET operates in Peak Current Mode by comparing the V_{OUT} feedback voltage, V_{fb} , with a programmable reference, V_{ref} to direct the PID (Proportional Integral Derivative) controller to produce a PWM (Pulse Width Modulation) input to the LX MOSFET switch as shown in Figure 2.

The PWM driver goes high turning the LX switch “ON” to provide P_{Vin} to the LX side of an inductor, L , where $V_L = V_{LX} - V_{OUT}$. When the PWM driver goes low, the LX switch turns “OFF”, and the external Schottky diode turns on “ON” providing a path for the inductor current to decrease with $V_L = -V_{OUT}$, until the next PWM turns back “ON” or the inductor currents reaches 0A. As this cycle repeats, the PID algorithm regulates V_{OUT} by continuously updating the PWM cycle to optimize regulation and transient response over changing load conditions.

Figure 2. Functional Block Diagram



Start-up and Shutdown

Start-up and shutdown are controlled by the EN digital port which may be connected to a GPIO pin or a control component such as the C420 Sequencer. When EN goes high, the output voltage, V_{OUT} , will ramp up according to the Soft Start programmable preset ramp time in Parameter Settings.

PGood

The power-good, PGood, digital port may be connected to a GPIO pin or a control component such as the C420 Sequencer to indicate the output voltage regulation status. PGOOD goes high on power-up after completion of all the Soft Start time and when all Faults are cleared. PGOOD will go low for faults such as V_{iUVLO} , V_{oUVLO} , OVP over voltage, OCP current limit, or OTP thermal shutdown. PGOOD will also go low if EN goes low.

Protection Features

As shown in Figure 2 the C155_B provides many protection features including ViUVLO, VoUVLO, OVP, OCP and OTP.

PVin Low

The PVinLow indicates that PGood threshold has been passed and that PVin has now dropped below a threshold set by the user. This feature is used to indicate to the system that power is now being supplied by the super capacitor not PVin, sometimes called backup mode. PVinLow output is initially low and goes high when PVin drops below the user set threshold and so can be used to turn off the PFET supplying PVin* and also to turn on the load switch / boost regulator supplying power to the system.

*Using PVinLow to turn off the input PFET requires VDDIO23 = PVin and PVin <= 5V

Input Under Voltage (ViUVLO)

The input Under Voltage Lockout, ViUVLO, indicates the input voltage status of the C155_B. ViUVLO goes high when PV_{IN} voltage is lower than the programmable preset condition and goes low when PV_{IN} voltage is greater than the programmable preset condition. PVin may be sensed on the PVin pin when the Parameter Setting is set to Internal or may be sensed on a GPIO pin connected to the PVinfb analog port when the Parameter Setting is set to External. On detection of ViUVLO, the C155_B will power down and PGOOD will go low. On ViUVLO returning high, the C155_B will restart with a new Soft Start cycle.

Global Input Under Voltage (ViUVLO)

When there are multiple power components in the design, the ViUVLO set closest to 4.1 V is used as global ViUVLO

In any design on global ViUVLO going high, all the power components will power down, until global ViUVLO goes low, then the power components will power up.

Output Under Voltage (VoUVLO)

The output Under Voltage Protection, VoUVLO, indicates the output voltage status. VoUVLO goes high when the regulator output is lower than the specified Parameter Setting. VoUVLO goes low when the output voltage is above the specified Parameter Setting. On detection of VoUVLO, the regulator will power down and PGOOD will go low. On VoUVLO returning low, an EN cycling low-to-high, will restart the device with a new Soft Start cycle.

Over Voltage Protection

The Over Voltage Protection, OVP, of the regulator indicates the output voltage status. OVP is high when the regulator output is above specified Parameter Setting. OVP is low when the output is less than the specified Parameter Setting. On detection of OVP, a regulator will skip Hi-side switch pulses until the fault condition is not present.

Over Current Protection

The Over Current Protection, OCP, of the regulator indicates the over current status. When the Output Current, I_{OUT}, of the regulator is greater than 142% of the Output Current setting, the regulator will limit the Hi-side switch pulse width and OCP will go high. As Vout will then decrease, VoUVLO may go high with resulting in the regulator powering down and PGood going low. In that case, an EN cycling low-to-high, will restart the device with a new Soft Start cycle.

OTP

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches 125°C the device shuts down. On detection of OTP, the C155_B will power down and PGood will go low. On OTP returning low, an EN cycling low-to-high, will restart the C155_B with a new Soft Start cycle.

Port Name Table

| Port Name | I/O | Description |
|-------------|--------|---|
| Vfb | input | Vout feedback |
| PVinfb | input | Optional external PVin feedback |
| PVinLow | Output | PGOOD passed and PVin below set threshold |
| EN | input | Enable |
| PGOOD | output | Power Good |
| OVP | output | Over Voltage Protection |
| OCP | output | Over Current Protection |
| UVLO | output | Input Under Voltage Lockout |
| BST_refresh | output | Boost refresh |
| BST | input | Boost |
| PVin | input | Power Voltage in |
| LX | output | Switch |

Parameter Settings

Project Settings

In Settings menu, configure clock settings to the desired switch frequency, F_{sw} . For example, to generate 571 kHz choose 4 MHz and divide by 7 phases.

Configure Clock A

| | |
|---------------|----------|
| Source | 4 MHz |
| Ext Name | ClockA |
| Ext Frequency | 1 MHz |
| Mode | 7 Phases |

Basic Configuration

Default parameters may be changed per user requirement.

Basic Configuration

| | |
|----------------------|-------------------------------------|
| SW Freq ① | CK0 0.571 MHz 0° |
| PVIN Voltage ① | 5 V |
| PVIN Name ① | PVin1 |
| PVin low threshold ① | 4.7 V |
| Vout = PVin | <input checked="" type="checkbox"/> |
| Output Voltage ① | 5 V |
| Vout Name ① | Vcap |
| Vout Ripple ① | 10 mV |
| Vout Overshoot ① | 0.01 V |
| Output Current ① | 2 A |
| I_L (p-p) % ① | 30 % |
| Iout Delta ① | 0 A |

LC Component Selection

Default values for Inductance, L, and output capacitance, C_{out} , are computed by webAMP

Inductor and Capacitor values may be changed by checking Manual Set LC or selecting the BoM tab where manufacturers part numbers may be selected. For example, choose $L = 2.2 \mu\text{H}$, $C_{out} = 47 \mu\text{F}$.

LC Components

☒ Manual Set LC ①

| | | |
|------------------|------|---------------|
| Inductor ① | 2.2 | μH |
| Inductor DCR ① | 11.4 | m Ω |
| Cout(Ceramic) ① | 47 | μF |
| Cout(Bulk) ① | 0 | μF |
| Cout ESR(Bulk) ① | 0 | m Ω |
| f_{LC} ① | 15.7 | kHz |

Vfb Resistor Components

Feedback divider resistors R1 and R2 default to values selected by webAMP suitable for Vout. The resistor divider ratio is computed to select 1% resistor values for both R1 and R2. The Vfb used influences the max Vout soft start time with higher values of Vfb allowing longer soft start times.

$$V_{fb} = V_{out} * R2 / (R2 + R1)$$

If Manual Set Resistors is selected the user can enter custom values for R1 and R2 but Vfb should not exceed 2.5v.

Vfb Resistor Components

☒ Manual Set Resistors ①

| | | |
|-----|-----|------------|
| R1 | 2 | k Ω |
| R2 | 2 | k Ω |
| Vfb | 2.5 | V |

Controller

The controller compensation memory block provides PI compensation of error signals using the integrated compensation logic without external passives or an arithmetic unit. The user can adjust a bandwidth, a gain, and a phase margin of the compensation logic. For example, a user can interactively adjust the gain and the gains F_z as shown below to effectively adjust the derivative and integral gains K_d and K_i as well as the bandwidth and the phase margin.


Controller

Gain

F_z kHz

K_i

Gain and F_z are chosen to provide best Phase Margin and Crossover Frequency, F_c , as adjusted in the Bode Plot shown below:



Gain, F_z is chosen to provide best Phase Margin and Crossover Frequency, F_c .

Constraints

Soft Start times of 1 to ~83,000 millisecond are programmable by the user as a parameter selection. The max allowed Soft Start time is dependent on V_{fb} with higher V_{fb} allowing longer Soft Start times. Power Good ranges 55% to 100% and default is 91%.

Constraints

☒ **Soft Start**

Rise Time ms

☒ **Power Good**

Power Good %

Fault Protection

Input voltage Under Voltage Lockout, V_{iUVLO} , indicates the input voltage status greater or less than a programmable preset condition. Output voltage Under Voltage Lockout, V_{oUVLO} , indicates the output voltage status greater or less than programmable preset condition. Over Voltage Protection, OVP, indicates output voltage status greater or less than the programmable preset condition. Over Current Protection, OCP, indicates the output over current greater or less than the programmable preset condition. Over Temperature Protection, OTP, indicates thermal shutdown has occurred. (set to 125°C).

Fault Protection

☒ **Enable Input UVLO**

Input UVLO V

UVLO Sense

Output UVLO

Output UVLO V

Cycle by cycle current limit

OCP Level A

☒ **Enable OVP**

OVP Level V

Power Component Version Table

| Power Component Name | Description |
|----------------------|-----------------|
| C155_B_1_0 | First Version B |
| | |
| | |

C155_B Resource Usage (design containing C155 + C351 + C750)

Circuit Stats...

| | |
|-------------------------------|-----|
| Number of AnD_Temp_Sensor | 1 |
| Number of AnD_ADi_dual | 2 |
| Number of AnD_SIM_SW | 2 |
| Number of AnD_SIM_Linear | 1 |
| Number of AnD_SIM_Protect | 3 |
| Number of AnD_SIM_Sense | 3 |
| Number of AnD_Analog_IO | 18 |
| Number of AnD_ATC_IO | 6 |
| Number of AnD_ATC_Comp | 5 |
| Number of AnD_PMT | 6 |
| Number of AnD_CM_PID | 3 |
| Number of AnD_Nref_dyn | 2 |
| Number of AnD_Nref_fix | 9 |
| Number of AnD_PTG_Phase_Count | 1 |
| Number of AnD_PTG_GBUF | 1 |
| Number of AnD_PTG_OSC | 1 |
| Number of AnD_DFFN | 15 |
| Number of AnD_DFF | 68 |
| Number of LUT4 | 206 |

Internal PMIC Blocks and Resources

Each Power Component uses several blocks and resources that are available as part of the AmP platform. Listed below is a description of blocks and resources that are used to create C155_B power components.

Noise-immune references - Nrefs

- 10 bit, 0.1% resolution for <0.5% regulation
- Curvature compensated band-gap trim
- Precision across process, temperature

Nrefs provide reference voltages to analog GPIOs, Adaptive Digitizers, Threshold Comparators, InAmp, SIM linear LDO and SIM protect. On power-up, Nrefs are configured to voltages specified by the user.

Compensator Memory – CRAM

- Flexible, high bandwidth PID

- Adjust gain/phase margin, bandwidth
- Symmetric, binary scaling cuts memory by four
- Adaptive, dual regulation, 1 or 2 pole

The CRAM provides digital compensation to integrated MOSFETs implementing switching regulator functions including buck, boost and multi-phase regulators. The CRAM implements the Proportional Integral Derivative algorithm, PID, as in the following equation:

$$P[n] = P[n-1]*a1 + P[n-2]*a2 + E[n]*a + E[n-1]*b + E[n-2]*c$$

1 pole: $a1 = 1, a2 = 0$ 2 pole: $a1 = 0.5, a2 = 0.5$
 $E[n] = V_{ref} - V_{out}[n]$

Precision Modulation Timers - PMTs

- 11-bit, 1.25 ns resolution
- Static, dynamic or stopwatch
- Lowers bias current, system freq.

The PMT provides precision delays for Pulse Width Modulation (PWM), MOSFET turn-on, turn-off timing and sensor sample timing. Delays may be fixed or dynamic ranging from nanoseconds, milliseconds, microseconds to seconds with resolution less than one nanosecond.

Adaptive Digitizer – ADi

- Digitize feedback Error
- Highest precision at reference point
- Low cost & fast sampling

The ADi converts differential analog signals from GPIOs or Nrefs and deliver up to 10-bits digital signed magnitude numbers to the digital fabric. Each ADi consists of two digitizers to provide highest speed and precision.


Scalable Integrated MOSFET– SIM

- $R_{DS(on)}$ of 30 mΩ for a single SIM

The SIM in switch mode provides integrated MOSFETs to perform switching regulator and gate driver functions. The MOSFET gate may be driven directly from fabric, from the Gate Flip-flop or adjacent SIM Gate Flip-flops. The Gate Flip-flop is set from the fabric, then reset from fabric, current sense peak/valley/limit1/limit2 or zero detect. The MOSFET gate may be segmented in up to 15 individual gates to reduce gate capacitance. The GateOn signal detects the actual on-status of the MOSFET gate for precise timing control of Hi-side and Lo-side topologies.

SIM in linear mode provides integrated MOSFETs to perform LDO and Load Switch functions. The MOSFET gate is driven by a linear Operational Amplifier to implement linear, voltage or current, regulators. Op Amp inputs include Source, Drain voltage or current and Analog Fabric including programmable references (Nrefs).

Figure 3: AmP Blocks and Resources Example - PWM Asynchronous Buck, Current Mode Switching Regulator



Additional Resources

- [AnDAPT AmP Platform B datasheet](#)

Revision History

| Date | Revision |
|------------|---------------|
| 04/29/2025 | First release |



Trademarks

© 2025 AnDAPT, the AnDAPT logo, AmP, WebAmP, AmPLink, AmPScope and other designated brands included herein are trademarks of AnDAPT in the United States and other countries. All other trademarks are the property of their respective owners.