

# PWM Synchronous Buck, Voltage Mode

Power Component: C200, I200

## **Product Description**

The C200 Power Component is a customizable, high-output-current PWM Synchronous Buck, Voltage Mode Switching Regulator. Combine the C200 component with other Power Components to create a custom-defined, AnDAPT AmP ondemand power management device. The I200 Power Component includes the C200 Synchronous Buck and extends it with I2C communication for dynamic voltage scaling, and optional current telemetry.


#### **Features**

- PWM, voltage mode, point-of-load (POL) regulator
- Maximum output current: Defined by selected device 1A=AmP8D1, 3A=AmP8D3, 6A=AmP8D6
- PV<sub>IN</sub>: 3.0 to 13.2 V, V<sub>OUT</sub>: 0.6V to 5.5V
- Adjustable output voltage with down to 2.4 mV resolution
- Integrated MOSFETs, R<sub>DS(on)</sub>: 30mΩ
- 1% typical load regulation
- Efficiency up to 93%
- Internal single pole compensator minimizes external part count
- · Adjustable switching frequency
- Additional capabilities see I200, P200
- Adaptable stability, bandwidth, gain & phase margin
- Frequency synchronization: adjustable up to 2000 kHz
- Adjustable protection: Input Undervoltage Lockout, (ViUVLO), Ouput Undervoltage Lockout, (VoUVLO), Overcurrent (OCP), Overvoltage (OVP)
- Over Temperature Protection (OTP) (part of platform)
- Short-circuit protection (SCP)
- Power-good flag output and Enable input
- Soft start/stop, sequencing, pre-bias startup
- -40°C to +125°C operating junction temperature
- Two SIM elements; integrate up to four C200 Power Components in one AmP Platform
- Included free with WebAmP<sup>™</sup> development tool

## **Applications**

- On-demand power management, multi-rail power integration
- Powering server, processor, memory, storage, network switcher and router platforms
- FPGA, processor, SSD, subsystem power control & sequencing

Figure 1: C200 application schematic



### **Product Detail**

The C200 Synchronous Buck Regulator includes integrated MOSFETs, customizable PWM controller and various protection circuits.

The integrated, low-resistance switching Scalable Integrated MOSFETs (SIM) provide up to 6A output current. The maximum current is defined by the AmP device selected.

Output voltage feedback is compared against an internal reference using a high-performance, voltage-error digitizer that provides tight voltage regulation accuracy under transient conditions. Pulse-width modulated (PWM), voltage-mode regulation is implemented with PID compensation. The switching frequency is either generated internally via an oscillator with selectable frequencies or provided via an external pin.

The customizable output voltage is specified by the power engineer during customization using AnDAPT's cloud-based WebAmp development software. The C200 component has customizable control and status pins including enable input, an optional power-good output, and optional output flags to signal when the system triggers an overvoltage (OVP), overcurrent (OCP), or undervoltage lockout (UVLO) condition. The threshold values are specified by the power engineer using the WebAmp tool.

The customizable soft-start and soft-stop slew rates are also specified by the power engineer using the WebAmp tool. Additional sequencing options are available when used in conjunction with the C420 customizable Sequencer, by interconnecting signals EN and PGood to provide customizable dependencies and customizable delays between each sequence step.

## **Customizable Options**

Table 1 lists the various customizable options available for the C200 Power Component. These options are set graphically in the WebAmp development software.

Table 1: C200 Customizable Options

Option	Units
Switching frequency	MHz
Input voltage*	V
Output voltage	V
Ripple, % of output voltage*	%
Overshoot, output voltage*	V
Output Current	Α
Ripple, % of maximum output current*	%
Output Current Delta*	Α
Output UVLO voltage	V
LC Component Manual/Auto select	On/Off
Inductor	μΗ
Inductor DCR	mΩ
Capacitor	μF
Capacitor ESR	mΩ
PID regulation coefficients (K <sub>P</sub> , K <sub>I</sub> , K <sub>D</sub> )	
Enable OCP output to signal when overcurrent protection is triggered	On/Off
Overcurrent protection level (Read only)	Α
Enable OVP output to signal when overvoltage protection is triggered	On/Off
Overvoltage protection level	V
Enable input UVLO to signal when undervoltage lockout protection is triggered	On/Off
Undervoltage lockout sense level	V
UVLO sense	Ext/Int
Soft start rise time after enable	ms
Use optional PGood output to signal "power good"	On/Off
"Power good" threshold, percentage of output	%

<sup>\*</sup> to generate passive component recommendations

## **Advanced Capabilities and Options**

Table 2 lists derivatives of the C200 component with additional capabilities plus other similar components potentially suitable for this application.

Table 2: C200 Advanced Capabilities Options

Description	Part Number
Standard Pro Series version (this component)	C200
Add I <sup>2</sup> C bus interface for telemetry and dynamic output voltage specification	I200
Add telemetry and dynamic voltage scaling via DVS interface	P200
Single-phase buck regulator, asynchronous, PWM, current mode regulation	C150

## **System Characteristics**

<u>Table 3</u> lists the system characteristics for the C200 Power Component when implemented in an AnDAPT AmP device. "Prog" column specifies parameters that are user selectable.

Table 3: C200 System Characteristics

Parameters		Min	Тур	Max	Units	Pro g
Input Drain Voltage (PV <sub>IN</sub> )		3		13.2	V	
Output Voltage (Vоит)		0.6		5.5	V	$\sqrt{}$
Output Current	D6			6		
(Іоит)	D3			3	Α	$\sqrt{}$
	D1			1		
Switching frequency (	Fsw)			2	MHz	V
Switching frequency accuracy		-5		+5	%	
Output MOSFET switch (R <sub>DS(on)</sub> )			30		mΩ	
Voltage Regulation			1*		%/V	
Peak efficiency (V <sub>IN</sub> =5V, V <sub>OUT</sub> =3.3V, F <sub>SW</sub> =500kHz)			95		%	
Current Limit – OCP		0.2		8.5	Α	
Overvoltage protection trip point range (OVP)				8.5	٧	
Undervoltage lockout threshold range (Vout UVLO)				5.3	V	V

<sup>\*1%</sup> regulation tolerance requires no voltage divider feedback.


For other device specifications, see the AnDAPT AmP Platform datasheet.

## **AnDAPT**

## **Typical Characteristics**


Unless otherwise specified: TA = 25°C

## **Transient Response**




### Time = $50 \mu s / div$

### Soft Start




Time = 2 ms / div

## **Jitter**




Time = 5 ns / div

## **Efficiency**




## Soft Stop



Time = 2 ms / div

## Ripple




Time =  $1 \mu s / div$ 

## Theory of Operation

The C200 Synchronous Buck Regulator with integrated MOSFETs operates in voltage mode by comparing the VouT feedback voltage, Vfb, with a programmable reference, Vref to direct the PID (Proportional Integral Derivative) controller to produce a PWM (Pulse Width Modulation) input to the Hi-side and Lo-side MOSFET switches as shown in Figure 2.

Figure 2: Functional Block Diagram

In CCM (Continuous Conduction Mode), the PWM driver goes high turning the Hi-side switch "ON" to provide PVin to the LX side of an inductor, L, where  $V_L = V_{LX} - V_{OUT}$ . When the PWM driver goes low, the Hi-side switch turns "OFF", and after a shoot through delay, the Lo-side switch turns "ON" providing a path for the inductor current to decrease with  $V_L = -V_{OUT}$ , until the next PWM turns back "ON". As this cycle repeats, the PID algorithm regulates  $V_{OUT}$  by continuously updating the PWM cycle to optimize ripple, regulation, efficiency and transient response over changing load conditions.



## Start-up and Shutdown

Start-up and shutdown are controlled by the EN digital port which may be connected to a GPIO pin or a control component such as the C420 Sequencer. When EN goes high or when an I2C EN command for the I200 is given, the output voltage,  $V_{\text{OUT}}$ , will ramp up according to the Soft Start programmable preset ramp time in Parameter Settings, (default 8 ms). When EN goes low, the output voltage,  $V_{\text{OUT}}$ , will ramp down according to the Soft Start programmable preset ramp time in Parameter Settings, (default 8 ms)

### **PGood**

The power-good, PGood, digital port may be connected to a GPIO pin or a control component such as the C420 Sequencer to indicate the output voltage regulation status. PGood goes high on power-up when the Soft Start completes and output voltage, Vout, reaches the programmable preset condition in Parameter Settings, (default 85%). PGood will go low when Vout goes below the programmable preset condition or the Enable pin (EN) is deasserted.

### **Protection Features**

As shown in <u>Figure 3</u>, the C200 provides many protection features including ViUVLO, VoUVLO, OVP, OCP and OTP.

#### **ViUVLO**

The PVin voltage Under Voltage Lockout, ViUVLO, digital port may be connected to a GPIO pin or a control component such as the C430 Fault Controller to indicate the PVin voltage status. ViUVLO goes high when PVin voltage is higher than the programmable preset condition in Parameter Settings, (default 5V). ViUVLO goes low when PVin voltage is less than the programmable preset condition in Parameter Settings, (default 5V). PVin may be sensed on the PVin pin when the Parameter Setting is set to Internal or Internal or may be sensed on a GPIO pin connected to the PVinfb analog port when the Parameter Setting is set to External. On detection of ViUVLO, the C200 will power down and PGood will go low. On ViUVLO returning low, the C200 will restart with a new Soft Start cycle.

#### **VoUVLO**

The output voltage Under Voltage Lockout, VoUVLO, digital port may be connected to a GPIO pin or a control component such as the C430 Fault Controller to indicate the output voltage status. VoUVLO goes high when output voltage, Vout, is higher than the programmable preset condition in Parameter Settings, (default 75% of Vout). VoUVLO goes low when output voltage, Vout, is less than the programmable preset condition in Parameter Settings, (default 75% of Vout). On detection of VoUVLO, the C200 will power down and PGood will go low. On VoUVLO returning low, an EN cycling low-to-high, will restart the C200 with a new Soft Start cycle.

#### **OVP**

The Over Voltage Protection, OVP, digital port may be connected to a GPIO pin or a control component such as the C430 Fault Manager to indicate the output voltage over voltage status. OVP goes high when output voltage,  $V_{\text{OUT}}$ , is higher than the programmable preset condition in

Parameter Settings, (default 25% above Vout). OVP goes low when output voltage, V<sub>OUT</sub>, is less than the programmable preset condition in Parameter Settings, (default 25% above V<sub>OUT</sub>). On detection of OVP, the C200 will skip Hi-side switch pulses until OVP returns low.

#### **OCP**


The Over Current Protection, OCP, digital port may be connected to a GPIO pin or a control component such as the C430 Fault Manager to indicate the output over current status. When  $I_{\text{OUT}}$ , is greater than 140% of the Output Current setting, the C200 will limit the Hi-side switch pulse width and OCP will go high. If  $I_{\text{OUT}}$  is greater than 165% of Output Current setting, the C200 will power down and PGood will go low. In that case, an EN cycling low-to-high, will restart the C200 with a new Soft Start cycle.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches 125°C the device shuts down. On detection of OTP, the C200 will power down and PGood will go low. On OTP returning low, an EN cycling low-to-high, will restart the C200 with a new Soft Start cycle.

#### Port Name Table

Port Name	I/O	Description
Vfb	input	Vout feedback
PVinfb	input	PVin feedback
EN	input	Enable
PGood	output	Power Good
OVP	output	Over Voltage Protection
OCP	output	Over Current Protection
UVLO	output	Under Voltage Lockout
BST	input	Boost
PVin	input	Power Voltage in
LX1	output	Switch
Vdvr	input	Driver Voltage
LX2	output	Switch
PGND	input	Power Ground






## **Parameter Settings**

## **Basic Configuration**

Default parameters may be changed per user requirement.



Vout Ripple is computed as follows:


Voutripple = Iripple/(8\*Cout\*Fsw)

### LC Component Selection

Default values for Inductance, L, and output capacitance, Cout, are computed as follows:

L = (Vin-Vout)\*Vout / (Vin\*Fsw\*Iripple)

Cout = Ioutdelta^2\*L / (2\*Vout\*Vos)



Inductor and Capacitor values may be changed by checking Manual Set LC or selecting the BoM tab where manufacturers part numbers may be selected.

## **Vfb Resistor Components**

Feedback divider resistors R1 and R2 default to 100  $\Omega$  and open (infinity). When Vout is larger than 2.3V, a resistor divider ratio is computed to select 1% resistor values for both R1 and R2.




### Controller

The controller compensation memory block provides PID compensation of error signals using the integrated compensation logic without external passives or an arithmetic unit. The user can adjust a bandwidth, a gain, and a phase margin of the compensation logic. For example, a user can interactively adjust the proportional gain Kp and the gains Fz1 and Fz2 shown below to effectively adjust the derivative and integral gains Kd and Ki as well as the bandwidth and the phase margin.




Gain, Fz1 and Fz2 are chosen to provide best Phase Margin and Crossover Frequency, Fc, as adjusted in the Bode Plot shown below:






#### **Fault Protection**

Input voltage Under Voltage Lockout, ViUVLO, indicates the input voltage status greater or less than programmable preset condition (default 5V). Output voltage Under Voltage Lockout, VoUVLO, indicates the output voltage status greater or less than programmable preset condition (default 75% of Vout). Over Voltage Protection, OVP, indicates output voltage status greater or less than the programmable preset condition (default 25% above Vout). Over Current Protection, OCP, indicates the output over current greater or less than the programmable preset condition (default 8.5A). Over Temperature Protection, OTP, indicates thermal shutdown has occurred. (set to 125°C).




#### Constraints

Soft Start times of 1 to 16 milliseconds are programmable by the user as a parameter selection. The default is 8 milliseconds as shown. Power Good ranges 59% to 100% and default is 85%.



## **I2C AmpScope Interface**



The I200 Power Component is a version of the C200 with additional telemetry capabilities provided by the I2C interface including:

- Fault status for PGOOD, OCP, OVP and UVLO
- Current Measuring
- Voltage Margining Vout setting

The I2C commands are summarized in <u>Table 4</u>
Note that the first I2C series Power Component will automatically insert one I480 Telemetry Interface Power

Component with additional SDA and SCL signal pins. Additional I2C series Power Components will not insert an I480 as one I480 supports multiple I2C series Power Components.

The I2C AmpScope Interface above provides a user interface to read and write the I2C commands for all the I2C series Power Components contained in the AmP device.

Table 4:I2C Register Map

Address*	Register Name	Comment	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
0x08	STATUS	Status & Iout hi bits	lout[9]	Iout[8]	0	0	UVLO	OVP	OCP	Pgood
0x09	lout	Iout low bits	Iout[7]	Iout[6]	Iout[5]	Iout[4]	Iout[3]	lout[2]	lout[1]	Iout[0]
0x0A	Vout	Vout low bits	Vout[7]	Vout[6]	Vout[5]	Vout[4]	Vout[3]	Vout[2]	Vout[1]	Vout[0]
0x0B	Vout	Vout Hi bits and control	0	0	0	0	amp_ctrl	reg-ctrl**	Vout[9]	Vout[8]

<sup>\*</sup> Address increments by 8 for additional I2C POLs, for example next I2C POL addresses are: 0x10, 0x11, 0x12, 0x13.

## **I2C Command Summary**

For EN and Vout Write Only Registers:

[Start] [Slave\_Add\*\*\* + Write] [Register\_Add\*] [VOUTCMD\_1] [VOUTCMD\_0] [Stop]

For STATUS and IOUT Read Only Registers:

- [Start] [Slave\_Add + Write] [Register\_Add]
- [Start\_Repeat] [Slave\_Add + Read] [STATUS-REGISTERS] [IOUT] [STOP]

For Device ID, Rev, and CS Read Only Registers:

- [Start] [Slave\_Add + Write] [0x00]
- [Start\_Repeat] [Slave\_Add + Read] [Device\_ID] [Device\_REV] [Device\_CSUM\_1] [Device\_CSUM\_0]

<sup>\*\*</sup> reg\_ctrl: If '1' writes all 10-bits of Vout to the component

<sup>\*\*\*</sup> Slave Address can be set in I480 Module

1

2

#### 1200 Resource Usage C200 Resource Usage Circuit Stats... Circuit Stats... Number of AnD Temp Sensor 1 Number of AnD\_Temp\_Sensor 1 Number of AnD\_I2C\_Phy 1 Number of AnD\_ADi\_dual 1 Number of AnD\_ADi\_dual 1 Number of AnD SIM SW 2 Number of AnD\_SIM\_SW 2 Number of AnD\_SIM\_Protect 2 Number of AnD SIM Protect 2 Number of AnD\_SIM\_Sense 1 Number of AnD\_SIM\_Sense 2 Number of AnD\_Analog\_IO 11 Number of AnD Analog IO 11 Number of AnD ATC IO 6 Number of AnD\_ATC\_IO 8 Number of AnD\_ATC\_Comp 2 Number of AnD ATC Comp 2 Number of AnD\_PMT Number of AnD\_PMT Number of AnD\_CM\_PID 1 Number of AnD CM PID Number of AnD\_Nref\_dyn 1 Number of AnD CM RAM 256x18 Number of AnD Nref fix Number of AnD\_Nref\_dyn 1 Number of AnD\_PTG\_Phase\_Count 1 Number of AnD Nref fix 4 Number of AnD\_PTG\_GBUF Number of AnD\_PTG\_Phase\_Count Number of AnD PTG OSC 1 Number of AnD PTG GBUF Number of AnD DFFN 15 Number of AnD\_PTG\_OSC 2 Number of AnD\_DFF 27 Number of AnD DFFN 33 Number of AnD ADCR 10 Number of AnD\_DFF 75 Number of LUT4 111 Number of AnD ADCR 10 Resource Usage... Number of LUT4 213 6 used (Capacity 24) io Resource Usage... 16 used (Capacity 64) clb io 8 used (Capacity 24) 1 used (Capacity cm 28 used (Capacity 64) clb 3 used (Capacity 16) pmt 2 used (Capacity 2 used (Capacity cm sim 4 used (Capacity 16) pmt 2 used (Capacity 6) atc 2 used (Capacity sim 8) 2 used (Capacity 4) corner 2 used (Capacity atc 1 used (Capacity 2) ptg 2 used (Capacity corner 4) uLogic 121 used (Capacity 512) 2 used (Capacity 2) ptg Components Stats... uLogic 223 used (Capacity 512) \$techmap\OTP\_fuse\_module Components Stats... AnD DFF \$techmap\OTP\_fuse\_module AnD DFF \$techmap\buck\_1\_1\_v\_2\_6\_a \$techmap\buck\_1\_1\_v\_2\_6\_a AnD DFF 26 AnD DFF 64 AnD\_DFFN 15 AnD\_DFFN 33 \$techmap\i 2 c 1 OTP fuse module AnD\_DFF 10 AnD\_ATC\_Comp 1 OTP\_fuse\_module AnD\_Nref\_fix 1 AnD ATC Comp 1 AnD\_Nref\_fix buck\_1\_1\_v\_2\_6\_a buck\_1\_1\_v\_2\_6\_a AnD ADCR 10 AnD\_ADCR 10 AnD\_ADi\_dual 1 AnD ADi dual 1 AnD ATC Comp AnD\_ATC\_Comp 1 AnD\_CM\_PID 1 AnD CM PID 1 AnD\_Nref\_dyn 1 AnD Nref dyn 1 AnD\_Nref\_fix AnD\_Nref\_fix 3 AnD PMT 3 AnD PMT AnD SIM Protect 2 AnD SIM Protect 2 AnD SIM SW 2 AnD SIM SW 2 AnD SIM Sense AnD\_SIM\_Sense 2 i\_2\_c\_1

AnD\_CM\_RAM\_256x



# C200 Resource Utilization

Resource Utiliz	ation		
Primitive	Used	Total	Usage
Temp_Sensor	1	1	1.00
ADi_dual	1	4	0.25
SIM	2	8	0.25
I/Os	6	24	0.25
Comparator	2	8	0.25
PMT	3	16	0.19
CM	1	8	0.13
Nref	5	24	0.21
LUT4	107	512	0.21
uLogic	117	512	0.23
clb	15	64	0.23

### Internal PMIC Blocks and Resources

Each Power Component uses several blocks and resources that are available as part of the AmP platform. Listed below is a description of blocks and resources that are used to create C200 / I200 power components.

### Noise-immune references - Nrefs

- 10 bit, 0.1% resolution for <0.5% regulation
- Curvature compensated band-gap trim
- Precision across process, temperature

Nrefs provide reference voltages to analog GPIOs, Adaptive Digitizers, Threshold Comparators, InAmp, SIM linear LDO and SIM protect. On power-up, Nrefs are configured to voltages specified by the user.

### Compensator Memory – CRAM

- · Flexible, high bandwidth PID
- · Adjust gain/phase margin, bandwidth
- · Symmetric, binary scaling cuts memory by four
- Adaptive, dual regulation, 1 or 2 pole

The CRAM provides digital compensation to integrated MOSFETs implementing switching regulator functions including buck, boost and multi-phase regulators. The CRAM implements the Proportional Integral Derivative algorithm, PID, as in the following equation:

P[n] = P[n-1]\*a1 + P[n-2]\*a2 + E[n]\*a + E[n-1]\*b + E[n-2]\*c1 pole: a1 = 1, a2 = 0 2 pole: a1 = 0.5, a2 = 0.5 E[n] = Vref-Vout[n]

#### Precision Modulation Timers - PMTs

- 11-bit, 1.25 ns resolution
- Static, dynamic or stopwatch
- Lowers bias current, system freq.

The PMT provides precision delays for Pulse Width Modulation (PWM), MOSFET turn-on, turn-off timing and sensor sample timing. Delays may be fixed or dynamic ranging from nanoseconds, milliseconds, microseconds to seconds with resolution less than one nanosecond.

## Adaptive Digitizer – ADi

- Digitize feedback Error
- · Highest precision at reference point
- Low cost & fast sampling

The ADi converts differential analog signals from GPIOs or Nrefs and deliver up to 10-bits digital signed magnitude numbers to the digital fabric. Each ADi consists of two digitizers to provide highest speed and precision.


## Scaleable Integrated MOSFET-SIM

R<sub>DSON</sub> of 30 mΩ

The SIM in switch mode provides integrated MOSFETs to perform switching regulator and gate driver functions. The MOSFET gate may be driven directly from fabric, from the Gate Flip-flop or adjacent SIM Gate Flip-flops. The Gate Flip-flop is set from the fabric, then reset from fabric, current sense peak/valley/limit1/limit2 or zero detect. The MOSFET gate may be segmented in up to 15 individual gates to reduce gate capacitance. The GateOn signal detects the actual on-status of the MOSFET gate for precise timing control of Hi-side and Lo-side topologies.

SIM in linear mode provides integrated MOSFETs to perform LDO and Load Switch functions. The MOSFET gate is driven by a linear Operational Amplifier to implement linear, voltage or current, regulators. Op Amp inputs include Source, Drain voltage or current and Analog Fabric including programmable references (Nrefs).

Figure 4: PMIC Blocks and Resources Example - Buck Regulator



## **Additional Resources**

• AnDAPT AmP Platform datasheet

## **Revision History**

Date	Revision
04/08/2019	PGood power-up go high/low conditions updated
09/10/2018	Updated to V180910
06/11/2018	Preliminary release



www.AnDAPT.com

## **Trademarks**

© 2016-2018 AnDAPT, Inc., the AnDAPT logo, AmP, WebAmP, AmPLink, AmPScope and other designated brands included herein are trademarks of AnDAPT in the United States and other countries. All other trademarks are the property of their respective owners.