AnDAPT PWM Synch Buck, Voltage Mode, 10A HC

Power Component: C220_B

Product Description

The C220_B Power Component is a customizable, high-output-current (HC) PWM Synchronous Buck, Voltage Mode Switching Regulator. Combine the C220_B component with other Power Components to create a custom-defined, AnDAPT AmP on-demand power management integrated circuit (PMIC).

Features

- PWM, voltage mode, point-of-load (POL) regulator
- Maximum output current: 10A
- PV_{IN}: 3 to 14V, V_{OUT}: 0.6V to 5.5V
- Adjustable output voltage with down to 2.4 mV resolution
- Integrated MOSFETs, R_{DS(on)}: 15mΩ (2 in parallel)
- 1% load regulation
- Efficiency up to 95%
- Internal compensator minimizes external part count
- Adjustable switching frequency from 300 kHz to 1.1 MHz
- Adaptable compensation, bandwidth, gain & phase margin
- Adjustable protection: Input Undervoltage Lockout, (ViUVLO), Output Undervoltage Lockout, (VoUVLO), Overcurrent (OCP), Overvoltage (OVP)
- Over Temperature Protection (OTP) (part of platform)
- Short-circuit protection (SCP)
- Power-good flag output and Enable input
- Soft start/stop, sequencing, pre-bias startup
- -40°C to +125°C operating junction temperature
- Four SIM elements; integrate up to two C220_B Power Components in one AmP Platform



Figure 1: C220_B application schematic

Applications

- On-demand power management, multi-rail power integration
- Powering server, processor, memory, storage, network switcher and router platforms
- FPGA, processor, SSD, subsystem power control & sequencing

Product Detail

The C220_B Synchronous Buck Regulator includes integrated MOSFETs, customizable PWM controller and various protection circuits.

The integrated, low-resistance switching Scalable Integrated MOSFETs (SIM) provide up to 10A output current. Output voltage feedback is compared against an internal reference using a high-performance, voltage-error digitizer that provides tight voltage regulation accuracy under transient conditions. Pulse-width modulated (PWM), voltage-mode regulation is implemented with PID compensation. The switching frequency is either generated internally via an oscillator with selectable frequencies or provided via an external pin.

The customizable output voltage is specified by the power engineer during customization using AnDAPT's cloudbased WebAmp development software. The C220_B component has customizable control and status pins including enable input, an optional power-good output, and optional output flags to signal when the system triggers an overvoltage (OVP), overcurrent (OCP), or input undervoltage lockout (ViUVLO) condition. The threshold values are specified by the power engineer using the WebAmp tool.

The customizable soft-start and soft-stop slew rates are also specified by the power engineer using the WebAmp tool. Additional sequencing options are available when used in conjunction with the C420 customizable Sequencer, by interconnecting signals EN and PGood to provide customizable dependencies and customizable delays between each sequence step.

Recommended Operating Conditions

over operating free-air temperature range

Symbol	Parameter	Min	Тур	Max	Unit
PVIN	Power Input Voltage	3		14	V
Iout	IOUT Output Current Maximum	10			A

Electrical Characteristics Buck Converters

$PV_{IN}=V_{IN}=12V$, T_A=25°C, Cvdd=10µF, Cvcc=1µF, unless otherwise specified

Parameters	Test Conditions	Min	Тур	Max	Units
Output Voltage (Vour)		0.6		5.5	V
Voltage Regulation	Including load line and temperature variation				
	V _{IN} range: 4.5V to 14V	-1		+1	%
Switching frequency (Fsw)		300		1143	kHz
Switching frequency accuracy		-5		+5	%
MOSFET switch on-resistance (R _{DS(on)}) (two SIMs in parallel)			15		mΩ
Peak efficiency	V _{IN} =5V, V _{OUT} =3.3V, F _{SW} =571kHz I _{OUT} =3A		95		%
Efficiency	V _{IN} =12V, V _{OUT} =1.8V, F _{SW} =571kHz, I _{OUT} =4A		88		%
Input Shutdown current (V_{IN})	EN = 0V		13		mA
Input quiescent current (PV _{IN})			7		mA
PROTECTION					
ViUVLO, input Undervoltage Lockout		4		10	V
OCP, Over Current Protection (% Ιουτ)			142		%
OTP, Over Temperature Protection	Shutdown (Power Good goes low) Hysteresis	125			°C
OVP, Overvoltage Protection trip point range (relative to Parameter Setting)		+100		+432	mV
VoUVLO, output Undervoltage Lockout threshold range (relative to Parameter Setting)		-100		-432	mV
Power Good threshold (relative to Parameter Setting)		-100		-432	mV

* Parameters shaded in green are user customizable as set in WebAmP development software

AnDAPT

Typical Characteristics

Unless otherwise specified: TA = 25°C, F_{SW} = 571kHz, L_{OUT} = 1.2 µH, C_{OUT} = 376µF

Transient Response

Efficiency



Time = 200 μ s / div

Soft Start, No Load



Time = 2 ms / div

Load Regulation Percentage Error









Vout Ripple



Time = 100 ms / div

Theory of Operation

The C220_B Synchronous Buck Regulator with integrated MOSFETs operates in voltage mode by comparing the V_{OUT} feedback voltage, Vfb, with a programmable reference, Vref to direct the PID (Proportional Integral Derivative) controller to produce a PWM (Pulse Width Modulation) input to the Hi-side and Lo-side MOSFET switches as shown in Figure 2

In CCM (Continuous Conduction Mode), the PWM driver goes high turning the Hi-side switch "ON" to provide PVin to the LX side of an inductor, L, where $V_L = V_{LX} - V_{OUT}$. When the PWM driver goes low, the Hi-side switch turns "OFF", and after a shoot through delay, the Lo-side switch turns "ON" providing a path for the inductor current to decrease with $V_L = - V_{OUT}$, until the next PWM turns back "ON". As this cycle repeats, the PID algorithm regulates V_{OUT} by continuously updating the PWM cycle to optimize regulation and transient response over changing load conditions.

Figure 2 Functional Block Diagram



Start-up and Shutdown

Start-up and shutdown are controlled by the EN digital port which may be connected to a GPIO pin or a control component such as the C420 Sequencer. When EN goes high, the output voltage, V_{OUT}, will ramp up according to the Soft Start programmable preset ramp time in Parameter Settings, (default 8 ms). When EN goes low, the output voltage, V_{OUT}, will ramp down according to the Soft Start programmable preset ramp time in Parameter Settings (default 8 ms).

PGood

The power-good, PGood, digital port may be connected to a GPIO pin or a control component such as the C420 Sequencer to indicate the output voltage regulation status. PGOOD goes high on power-up after completion of all the Soft Start time and when all Faults are cleared. PGOOD will go low for faults such as ViUVLO, VoUVLO, OVP over voltage, OCP current limit, or OTP thermal shutdown. PGOOD will also go low if EN goes low.





Protection Features

As shown in Figure 4 the C220_B provides many protection features including ViUVLO, VoUVLO, OVP, OCP and OTP.

Input Under Voltage (ViUVLO)

The input Under Voltage Lockout, ViUVLO, indicates the input voltage status of the C220_B. ViUVLO goes high when PV_{IN} voltage is lower than the programmable preset condition and goes low when PV_{IN} voltage is greater than the programmable preset condition. PVin may be sensed on the PVin pin when the Parameter Setting is set to Internal or may be sensed on a GPIO pin connected to the PVinfb analog port when the Parameter Setting is set to External. On detection of ViUVLO, the C220_B will power down and PGOOD will go low. On ViUVLO returning high, the C220_B will restart with a new Soft Start cycle.

Output Under Voltage (VoUVLO)

The output Under Voltage Protection, VoUVLO, indicates the output voltage status. VoUVLO goes high when the regulator output is lower than the specified Parameter Setting. VoUVLO goes low when the output voltage is above the specified Parameter Setting. On detection of VoUVLO, the regulator will power down and PGOOD will go low. On VoUVLO returning low, an EN cycling low-to-high, will restart the device with a new Soft Start cycle.

Over Voltage Protection

The Over Voltage Protection, OVP, of the regulator indicates the output voltage status. OVP is high when the regulator output is above specified Parameter Setting. OVP is low when the output is less than the specified Parameter Setting. On detection of OVP, a regulator will skip Hi-side switch pulses until the fault condition is not present.

Over Current Protection

The Over Current Protection, OCP, of the regulator indicates the over current status. When the Output Current, I_{OUT} , of the regulator is greater than 142% of the Output Current setting, the regulator will limit the Hi-side switch pulse width and OCP will go high. If I_{OUT} is greater than 165% of the Output Current setting, the regulator will power down and PGood will go low. In that case, an EN cycling low-to-high, will restart the device with a new Soft Start cycle.

OTP

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches 125°C the device shuts down. On detection of OTP, the C220_B will power down and PGood will go low. On OTP returning low, an EN cycling low-tohigh, will restart the C220_B with a new Soft Start cycle.

Port Name Table

Port Name	I/O	Description
Vfb	input	Vout feedback
PVinfb	input	PVin feedback
EN	input	Enable
PGOOD	output	Power Good
OVP	output	Over Voltage Protection
OCP	output	Over Current Protection
UVLO	output	Input Under Voltage Lockout
BST	input	Boost
PVin	input	Power Voltage in
LX1	output	Switch
Vdvr	input	Driver Voltage
LX2	output	Switch
PGND	input	Power Ground



Figure 4 Structural Block Diagram

AnDAPT

Parameter Settings

Project Settings

In Settings menu, configure clock settings to the desired switch frequency, F_{SW} . For example, to generate 571 kHz choose 4 MHz and divide by 7 phases.

Phase Pla	tform BoM	
Configure C	lock A	
Source	e 4 MHz	•
Ext Name	ClockA	
Ext Frequency	y 1	MHz
Mod	e 7 Phases	

Basic Configuration

Default parameters may be changed per user requirement.

Basic Configuration		
SW Freq	CK0 0.571 MHz	~
PVIN Voltage	12	V
PVin Name	PVin1	
Output Voltage	1.2	V
Vout Name	Vout1	
Vout Ripple	0.26	%
Vout Overshoot	0.02	V
Output Current	10	А
lout Ripple	40.24	%
lout Delta	5	А

Vout Ripple is computed as follows:

VouTripple = Iripple/(8*Cout*Fsw)

LC Component Selection

Default values for Inductance, L, and output capacitance, Cout, are computed as follows:

L = (VIN-VOUT)*VOUT / (VIN*Fsw*Iripple)

Cout = loutdelta^2*L / (2*Vout*Vos)

Inductor and Capacitor values may be changed by checking Manual Set LC or selecting the BoM tab where manufacturers part numbers may be selected. For example, choose L = 1.2μ H, C_{OUT} = 376μ F.

- LC Components		
Manual Set LC		
Inductor	0.47	μΗ
Inductor DCR	2.75	mΩ
Capacitor	282	μF
Cap ESR	0.38	mΩ
f _{LC}	13.8	kHz

Vfb Resistor Components

Feedback divider resistors R1 and R2 default to 49.9 Ω and open (infinity). When Vout is larger than 2.3V, a resistor divider ratio is computed to select 1% resistor values for both R1 and R2.

Vfb Resistor Components		
Manual Set Resistors		
R1	0.0499	kΩ
R2	DNI	kΩ
Vfb	1.2	V

AnDAPT

Controller

The controller compensation memory block provides PID compensation of error signals using the integrated compensation logic without external passives or an arithmetic unit. The user can adjust a bandwidth, a gain, and a phase margin of the compensation logic. For example, a user can interactively adjust the proportional gain Kp and the gains Fz1 and Fz2 shown below to effectively adjust the derivative and integral gains Kd and Ki as well as the bandwidth and the phase margin.

Buck Controller		
Gain	400	
F _{z1}	8	kHz
F _{z2}	32	kHz
Ki	2.010619e+7	
Kd	1.989437e-3	

Gain, Fz1 and Fz2 are chosen to provide best Phase Margin and Crossover Frequency, Fc.

Constraints

Soft Start times of 1 to 16 milliseconds are programmable by the user as a parameter selection. The default is 8 milliseconds as shown. Power Good ranges 59% to 100% and default is 85%.

- Constraints -		
Soft Start		
Rise Time	8	ms
✓Power Good		
Power Good	85	%

Fault Protection

Input voltage Under Voltage Lockout, ViUVLO, indicates the input voltage status greater or less than programmable preset condition (default 4.5V). Output voltage Under Voltage Lockout, VoUVLO, indicates the output voltage status greater or less than programmable preset condition (default 75% of V_{OUT}). Over Voltage Protection, OVP, indicates output voltage status greater or less than the programmable preset condition (default 25% above Vout). Over Current Protection, OCP, indicates the output over current greater or less than the programmable preset condition (default 14.167A). Over Temperature Protection, OTP, indicates thermal shutdown has occurred. (set to 125°C).

Fault Protection	on	
✓Enable Input UVLO		
Input UVLO	4.5	V
UVLO Sense	Internal	~
- Output UVLO -		
Output UVLO	0.9	V
Cycle by cycle current limit		
OCP Level	14.167	Α
Enable OVP		
OVP Level	1.5	V

Power Component Version Table

Name	Description
C220_B_1_1	First Version B
C220_A_1_1	Improved soft start monotonicity Enhanced support for pre bias startup
C220	First Version

Grayed out: Not recommended for new designs

C220_B Resource Usage

Circuit Stats...

Number of AnD Temp Sensor 1 Number of AnD_ADi_dual 1 Number of AnD_SIM_SW 4 Number of AnD_SIM_Protect 4 Number of AnD SIM Sense 1 Number of AnD_Analog_IO 21 Number of AnD_ATC_IO 2 Number of AnD_ATC_Comp 2 Number of AnD_PMT 3 2 Number of AnD_CM_PID Number of AnD_Nref_dyn 1 Number of AnD Nref fix 6 Number of AnD_PTG_Ph_Cnt 1 Number of AnD_PTG_GBUF 1 Number of AnD_PTG_OSC 1 Number of AnD DFFN 12 Number of AnD_DFF 25 Number of LUT4 108 Resource Usage... io 2 used (Capacity 24) 14 used (Capacity 64) clb 2 used (Capacity cm 8) 3 used (Capacity 16) pmt 4 used (Capacity sim 8) 2 used (Capacity 6) atc 3 used (Capacity corner 4) 1 used (Capacity 2) ptg uLogic 108 used (Capacity 512) Components Stats... \$techmap\component_1 AnD_DFF 22 AnD DFFN 5 \$techmap\otp_fuse_module AnD_DFF 3 AnD DFFN 7 component 1 AnD_ADi_dual 1 AnD_ATC_Comp 1 AnD CM PID 2 AnD_Nref_dyn 1 AnD Nref fix 5 3 AnD_PMT 4 AnD SIM Protect AnD_SIM_SW 4 AnD_SIM_Sense 1 otp_fuse_module AnD_ATC_Comp 1 AnD Nref fix 1

Internal PMIC Blocks and Resources

Each Power Component uses several blocks and resources that are available as part of the AmP platform. Listed below is a description of blocks and resources that are used to create C220_B power components.

Noise-immune references - Nrefs

- 10 bit, 0.1% resolution for <0.5% regulation
- Curvature compensated band-gap trim
- Precision across process, temperature

Nrefs provide reference voltages to analog GPIOs, Adaptive Digitizers, Threshold Comparators, InAmp, SIM linear LDO and SIM protect. On power-up, Nrefs are configured to voltages specified by the user.

Compensator Memory – CRAM

- Flexible, high bandwidth PID
- Adjust gain/phase margin, bandwidth
- Symmetric, binary scaling cuts memory by four
- Adaptive, dual regulation, 1 or 2 pole

The CRAM provides digital compensation to integrated MOSFETs implementing switching regulator functions including buck, boost and multi-phase regulators. The CRAM implements the Proportional Integral Derivative algorithm, PID, as in the following equation:

P[n] = P[n-1]*a1 + P[n-2]*a2 + E[n]*a + E[n-1]*b + E[n-2]*c1 pole: a1 = 1, a2 = 0 2 pole: a1 = 0.5, a2 = 0.5 E[n] = Vref-Vout[n]

Precision Modulation Timers - PMTs

- 11-bit, 1.25 ns resolution
- Static, dynamic or stopwatch
- Lowers bias current, system freq.

The PMT provides precision delays for Pulse Width Modulation (PWM), MOSFET turn-on, turn-off timing and sensor sample timing. Delays may be fixed or dynamic ranging from nanoseconds, milliseconds, microseconds to seconds with resolution less than one nanosecond.

Adaptive Digitizer – ADi

- Digitize feedback Error
- Highest precision at reference point
- Low cost & fast sampling

The ADi converts differential analog signals from GPIOs or Nrefs and deliver up to 10-bits digital signed magnitude numbers to the digital fabric. Each ADi consists of two digitizers to provide highest speed and precision.

Scaleable Integrated MOSFET-SIM

- R_{DSON} of 30 m Ω for a single SIM
- R_{DSON} of 15 mΩ for two SIMs in parallel (C220_B)

The SIM in switch mode provides integrated MOSFETs to perform switching regulator and gate driver functions. The MOSFET gate may be driven directly from fabric, from the Gate Flip-flop or adjacent SIM Gate Flip-flops. The Gate Flip-flop is set from the fabric, then reset from fabric, current sense peak/valley/limit1/limit2 or zero detect. The MOSFET gate may be segmented in up to 15 individual gates to reduce gate capacitance. The GateOn signal detects the actual on-status of the MOSFET gate for precise timing control of Hi-side and Lo-side topologies.

SIM in linear mode provides integrated MOSFETs to perform LDO and Load Switch functions. The MOSFET gate is driven by a linear Operational Amplifier to implement linear, voltage or current, regulators. Op Amp inputs include Source, Drain voltage or current and Analog Fabric including programmable references (Nrefs).



Figure 5: AmP Blocks and Resources Example - high-output-current (HC) PWM Synchronous Buck, Voltage Mode Switching Regulator

Additional Resources

• AnDAPT AmP Platform datasheet

Revision History

Date	Revision
07/13/2020	Platform B, Revision B
06/11/2019	Update PVin min from 4.5V to 3V and PVin max from 17V to 14V Removed Vin from Recommended Operating Conditions Added Version C220_A_1_1: Improved soft start monotonicity, Enhanced pre bias startup
02/12/2019	Preliminary release



www.AnDAPT.com

Trademarks

© 2020 AnDAPT, Inc., the AnDAPT logo, AmP, WebAmP, AmPLink, AmPScope and other designated brands included herein are trademarks of AnDAPT in the United States and other countries. All other trademarks are the property of their respective owners.