

# Power Component: C450\_B

### **Product Description**

The C450\_B Reset Generator provides circuit initialization and timing supervision, primarily for processor-based systems. Combine the C450\_B component with other Power Components to create a custom-defined, AnDAPT AmP on-demand power management device.


#### **Features**

- Power-On reset generator delay time: 1 ms to 5905 ms
- Watchdog timeout: 1 ms to 755,840 sec
- Supply voltage supervision range: adjustable from 0.6 V to 4.5 V
- Manual reset input
- · Reset output available in active-low or active-high
- Open-Drain, Push-Pull option programmable using GPIO
- Temperature range: –40°C to +125°C operating junction temperature
- Power supply glitch immunity

### **Applications**

- On-demand power management, multi-rail power integration
- Powering server, processor, memory, storage, network switcher and router platforms
- FPGA, processor, SSD, subsystem power control & sequencing
- Programmable controls
- FPGA, processor, SSD, subsystem power control & sequencing
- DSPs, microcontrollers, or microprocessors
- · Industrial equipment
- · Automotive systems
- · Portable and battery-powered equipment
- Intelligent instruments

#### • Figure 1: C450\_B application schematic




#### **Product Detail**

During power on, RESET asserts when the supply voltage input, VR is less than specified threshold. The VR input continuously monitors the voltage and asserts RESET whenever the voltage is less than the specified threshold. An internal timer delays the return of the RESET output to the inactive state (un-asserted) to ensure proper system reset. The delay time, TD, starts after VR is greater than specified threshold. After delay of TD, then RESET is un-asserted.

When watchdog timer input, WDI, when remaining high or low longer than the timeout period, TTOUT, asserts RESET. The timer clears when RESET is asserted or when WDI sees a rising edge or a falling edge.

## **Timing Diagram**



# Pin Function and Description Table

Port Name	I/O	Description	
MR_B*	I	Manual-reset input. Pull low to force a reset. RESET remains low as long as MR_B is low and for the time-out period after MR_B goes high. Connect to high when unused.	
RESET	0	Active-high reset output. May be push-pull or open-drain at GPIO pin.	
RESET_B	0	Active-low reset output. May be push-pull or open-drain at GPIO pin.	
VR	I	Supply Voltage input. Analog input. When below specified threshold, holds RESET to low. On going above threshold, delays TD, then sets RESET low.	
WDI*	l	Watchdog timer input. If WDI remains high or low longer than the timeout period, then reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge. Connect to high or low when unused.	

<sup>\*</sup>Polarity is programmable

## **Timing Characteristics**

 $PV_{IN}=V_{IN}=12V$ ,  $T_A=25$ °C,  $Cvdd=10\mu F$ ,  $Cvcc=1\mu F$ , unless

otherwise specified

Symbol	Parameters	Test Conditions	Min	Тур	Max	Units
TTOUT	Watchdog Time Out	CK0 = 0.571 MHz	1.44	1.6†	1.76	S
TD	Delay Time	CK0 = 0.571 MHz	180	200†	220	ms

<sup>†</sup> Programmable delay times