PWM Single-Phase DrMOS Controller

Power Component: C865_B

Product Description

The C865_B Power Component is a customizable, single-phase, voltage-mode DrMOS controller designed for point-of-load (POL) applications. Combine the C865_B with other Power Components to create a custom-defined, AnDAPT AmP on-demand PMIC.

Power components are software components, accessible through WebAmPTM, allowing users to create their own PMIC. The C865_B has been developed to interface with industry-standard DrMOS devices using DCR current sense such as the onsemi NCP302035*/2040*/2150*/FDMF5820DC and Alpha & Omega Semiconductor. AOZ5339QI/5636QI/5237QI* that have similar pinout. The DrMOS is a fully integrated power stage that integrates a high side and low side MOSFET and a high-performance driver with integrated bootstrap FET. Maximum output current will be based on the selected external DrMOS and on the thermal design of the specific application. Development Board, DB3 supports the above DrMOS devices.

Features

- PWM, voltage mode, DrMOS controller
- Adjustable output voltage with down to 2.4 mV resolution
- 1% voltage accuracy
- Efficiency up to 94%
- Adjustable switching frequency 533 to 1000 kHz
- · Adaptable bandwidth & phase margin
- Adjustable protections: Input Undervoltage Lockout (ViUVLO), Output Undervoltage Lockout (VoUVLO), Overcurrent Protection (OCP), Overvoltage Protection (OVP), Over temperature Protection (OTP), Short-circuit Protection (SCP)
- · Power-good flag output and Enable input
- Controller junction temperature range –40°C to +125°C
- Component included in the WebAmP[™] development tool

Applications

- On-demand power management, multi-rail power integration
- Powering server, processor, memory, storage, network switcher and router platforms
- FPGA, processor, SSD, subsystem power control & sequencing

Figure 1. C865 B Power Component



Product Detail

The C865_B Synchronous Buck controller power component symbol is shown in Figure 1. The controller drives a DrMOS integrated power stage with connections as shown in Figure 2 and described in the Pin Function and Description Table. A typical application diagram is shown in Figure 3.

Output voltage feedback is compared against an internal reference using a high-performance voltage-error digitizer that provides tight voltage regulation accuracy under transient conditions. Pulse-width modulated (PWM), voltage-mode regulation is implemented with PID compensation. The switching frequency is either generated internally via an oscillator with selectable frequencies or provided via an external pin.

The customizable output voltage is specified by the power engineer during customization using AnDAPT's cloud-based WebAmp development software. The C865_B component has customizable control and status pins including enable input, an optional power-good output, and optional output flags to signal when the system triggers an overvoltage (OVP), overcurrent (OCP), undervoltage lockout (UVLO), catastrophic failure or over temperature (OTP) condition. The threshold values are specified by the power engineer using the WebAmp tool.

Customizable soft-start and soft-stop slew rates are also specified by the power engineer using the WebAmp tool. Additional sequencing options are available when used in conjunction with the C420 Sequencer, by interconnecting signals EN and PGood to provide customizable dependencies and customizable delays between each sequence step.

Figure 2: DrMOS Interface

PVIN

PWM PVIN SW

R8 10k Ω PWM Single-Phase DISB

DrMOS Component1

R9 10k Ω R9 10k Ω R9 10k Ω R8 10k Ω R9 10k Ω R9 10k Ω R9 10k Ω R1 10k Ω R3 10k Ω R4

R8 10k Ω R9 10k Ω R1 10k Ω R5

R8 10k Ω R1 10k Ω R7 VFB

1k Ω R6 10k Ω R7

46

^{*} R8 & R9 required on particular part numbers only



Pin Function and Description Table

| Port Name | NCP302035 NCP302040 | FDMF5820DC | AOZ5237QI AOZ5339QI AOZ5636QI | I/O | Description |
|--------------|------------------------|------------|-------------------------------------|-----|---|
| EN | | | | ı | Enable DrMOS controller |
| OVP | | | | 0 | Over Voltage Protection fault flag for internal connection to AmP fault manager |
| OCP | | | | 0 | Over Current Protection fault flag for internal connection to AmP fault manager |
| OTP | | | | 0 | Over Temperature Protection fault flag for internal connection to AmP fault manager |
| UVLO | | | | 0 | Input Under Voltage Lock Out fault flag for internal connection to AmP fault manager |
| PGood | | | | 0 | Controller Power Good signal |
| CFP | | | | 0 | Catastrophic Fault Protection fault flag for internal connection to AmP fault manager. |
| VINFB | | | | I | Internal - Input voltage measurement for ViUVLO protection |
| PWM | PWM | PWM | PWM | 0 | DrMOS power stage gate driver control signal output from DrMOS controller |
| DISB | DISB# | EN/FAULT# | DISB# | 0 | Output disable pin. When this pin is pulled to a logic high level, the DrMOS Power Stage driver is enabled. |
| THWN | THWN | TMON | THWN | I | Temperature monitor input from DrMOS Power Stage |
| ISENSE | | | | I | Current monitor input from DrMOS Power Stage |
| IREF | | | | I | Reference voltage connected to DrMOS power stage GND |
| VFB | | | | ı | VOUT feedback for DrMOS controller |

Figure 3: Typical Application Diagram

