Upper Loading

ARD_X_VRPM_B

Versal Premium
(Upper Loading)

The ARD_X_VRPM_B is a scalable power supply designed to provide power to AMD Versal Premium Upper Loading FPGA devices. The designs is scalable to support the cost- and power-optimized FPGA devices.

Design recommended by AMD

UPPER LOADING


POWER TREE MAPPING – UPPER LOADING

#RailSeqPower ComponentTypeUpstream RailVinput (V)Vout (V)Iout (A)AnDAPT PMIC
1VCCO_HDIO
(VCCO_HDIO, VCCO_500,
VCCO_501, VCCO_502, VCCO_503)
1C200Integ. Sync BuckPVIN121.80.1-3ARD_X_VRPM_B_IC1
2VCCO_XPIO1C200Integ. Sync BuckPVIN121.50.1-3ARD_X_VRPM_B_IC1
3VCCINT
(VCCINT, VCC_PMC, VCC_PSFP, VCC_PSLP, VCC_CPM5, VCC_RAM, VCC_GT, VCC_SOC, VCC_IO)
2Ext.Ext.PVIN120.8 / 0.8880 – 180ARD_X_VRPM_B_IC1
4VCCAUX
(VCCAUX, VCCAUX_PMC, VCCAUX_SMON)
2C220Integ. Sync BuckPVIN121.51.5 – 10ARD_X_VRPM_B_IC1
5MGTYAVCC
(MGTYAVCC, GTAVCC)
3C8651-ph DrMOS CtrlPVIN120.88 / 0.926 – 15ARD_X_VRPM_B_IC2
6MGTYAVCCAUX
(MGTYAVCCAUX, GTAVCCAUX)
4C200Integ. Sync BuckPVIN121.51ARD_X_VRPM_B_IC2
7MGTYAVTT
(MGTYAVTT, GTAVTT)
5C8601-ph DrMOS CtrlPVIN121.28 – 24ARD_X_VRPM_B_IC2

ANDAPT SOLUTION – UPPER LOADING


DESIGN VIEW IC1

THERMAL VIEW IC1


DESIGN VIEW IC2

THERMAL VIEW IC2

en_US
Scroll to Top